




POWER SYSTEM ARCHITECTURE

The diagram illustrates the power system architecture, showing the flow of power from the AC Adapter and Backup Battery through various regulators and sequencers to the system components.

Power Sources:

- AC ADAPTER IN (PG 31)
- BACKUP BATTERY (CHARGER INPUT & BOOST OUTPUT PG 32)
- 3S 3P PRISMATIC CELLS

Regulators and Sequencers:

- INRUSH LIMITER (PG 30)
- BUCK REGULATOR (LTC1625) (PG 32)
- +3V_PMU LDO (PG 32)
- MAIN 3V/5V DC/DC (LTC3707) (PG 32)
- DC/DC (LTC3411)
- BATTERY CHARGER (MAX1772) (PG 31)
- BATTERY VOLTAGE FEED-IN PATH (PG 31)
- MAIN 2.5V/1.5V DC/DC (MAX1715)
- EXT_VCC DC/DC (LTC1778)
- DC/DC (MAX1717)
- MAXBUS SEQUENCING

Power Outputs:

- +24V_PBUS
- +PBUS (12.8V)
- +5V_MAIN
- +3V_MAIN
- +1.8V_MAIN
- +2.5V_MAIN
- +1.5V_MAIN
- +1.35V/+1.2V (GPU_VCORE)
- +1.4V/+1.5V (CPU_VCORE)

Timing Diagram:

The timing diagram shows the sequence of events during power-up and shutdown:

- SHUT - DOWN
- RUN
- SLEEP
- RUN
- SHUT - DOWN

Key timing points include:

- SLEEP_L_LS5
- DCDC_EN
- DCDC_EN_L
- +5V_MAIN (~11MS)
- +5V_SLEEP
- +3V_MAIN (~13.5MS)
- +3V_SLEEP
- 3V_5V_OK (2.4V - ??? MS)
- +2_5V_MAIN (2.6 MS)
- +2_5V_SLEEP
- +1_5V_MAIN (2.6 MS)
- +1_5V_SLEEP
- 1_5V_2_5V_OK (MAX1715 OUTPUT)
- 1_5V_2_5V_OK (AT LTC1778 RUN/SS)
- GPU_VCORE (D3HOT) (~???MS)
- GPU_VCORE (D3COLD)
- +1_8V_MAIN (1.9 MS)

POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE: D, DRAWING NUMBER: 401228, REV: 0A

SCALE: NONE, SHT: 3 OF 44



POWER SYSTEM ARCHITECTURE

The diagram illustrates the power system architecture, showing the flow of power from the AC Adapter and Backup Battery through various regulators and sequencers to the system components.

Power Sources:

- AC ADAPTER IN PG 31
- BACKUP BATTERY
- CHARGER INPUT & BOOST OUTPUT PG 32
- 3S 3P PRISMATIC CELLS

Regulators and Sequencers:

- INRUSH LIMITER PG 30
- +3V_PMU LDO PG 32
- BUCK REGULATOR (LTC1625) PG 32
- MAIN 3V/5V DC/DC (LTC3707) PG00D
- STBYMD
- BATTERY CHARGER (MAX1772) PG 31
- DC/DC (LTC3411)
- MAXBUS SEQUENCING
- DCDC_EN SLEEP
- GPU_VCORE SEQUENCING
- DCDC_EN SLEEP

Power Outputs:

- +24V_PBUS
- +PBUS (12.8V)
- +5V_MAIN
- +3V_MAIN
- +1.8V_MAIN
- +2.5V_MAIN
- +1.5V_MAIN
- +1.35V/+1.2V
- +1.4V/+1.5V

Timing Diagram:

The timing diagram shows the sequence of events during power-up and shutdown. The signals are:

- SLEEP
- SLEEP_L_LS5
- DCDC_EN
- DCDC_EN_L
- +5V_MAIN
- +5V_SLEEP
- +3V_MAIN
- +3V_SLEEP
- 3V_5V_OK
- +2_5V_MAIN
- +2_5V_SLEEP
- +1_5V_MAIN
- +1_5V_SLEEP
- 1_5V_2_5V_OK (MAX1715 OUTPUT)
- 1_5V_2_5V_OK (AT LTC1778 RUN/SS)
- GPU_VCORE (D3HOT)
- GPU_VCORE (D3COLD)
- +1_8V_MAIN

POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE DRAWING NUMBER REV.
D 401228 0A

SCALE SHT OF
NONE 3 44

POWER SYSTEM ARCHITECTURE

The diagram illustrates the power system architecture, showing the flow of power from the AC Adapter and Backup Battery through various regulators and sequencers to the system components.

Power Sources:

- AC ADAPTER IN PG 31
- BACKUP BATTERY
- CHARGER INPUT & BOOST OUTPUT PG 32
- 3S 3P PRISMATIC CELLS

Regulators and Sequencers:

- INRUSH LIMITER PG 30
- +3V_PMU LDO PG 32
- BUCK REGULATOR (LTC1625) PG 32
- MAIN 3V/5V DC/DC (LTC3707) PG00D
- STBYMD
- BATTERY CHARGER (MAX1772) PG 31
- DC/DC (LTC3411)
- MAXBUS SEQUENCING
- DCDC_EN SLEEP
- GPU_VCORE SEQUENCING
- DCDC_EN SLEEP

Power Outputs:

- +24V_PBUS
- +PBUS (12.8V)
- +5V_MAIN
- +3V_MAIN
- +1.8V_MAIN
- +2.5V_MAIN
- +1.5V_MAIN
- +1.35V/+1.2V
- +1.4V/+1.5V

Timing Diagram:

The timing diagram shows the sequence of events during power-up and shutdown. The signals are:

- SLEEP
- SLEEP_L_LS5
- DCDC_EN
- DCDC_EN_L
- +5V_MAIN
- +5V_SLEEP
- +3V_MAIN
- +3V_SLEEP
- 3V_5V_OK
- +2_5V_MAIN
- +2_5V_SLEEP
- +1_5V_MAIN
- +1_5V_SLEEP
- 1_5V_2_5V_OK (MAX1715 OUTPUT)
- 1_5V_2_5V_OK (AT LTC1778 RUN/SS)
- GPU_VCORE (D3HOT)
- GPU_VCORE (D3COLD)
- +1_8V_MAIN

POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE DRAWING NUMBER REV.
D 401228 0A

SCALE SHT OF
NONE 3 44

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
1/2 OZ CU THICKNESS: 0.7 MILS
1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
DIELECTRIC: FR-4
LAYER COUNT: 12
SIGNAL TRACE WIDTH: 4 MILS
SIGNAL TRACE SPACING: 4 MILS
PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION

20R10 TH VIA OR VIA IN PAD


1	SIGNAL (1/3 OZ + COPPER PLATING)	
2	PREPREG (3MIL)	GROUND (1/2 OZ)
3	LAMINATE (4MIL)	SIGNAL (1/2 OZ)
4	PREPREG (3MIL)	SIGNAL (1/2 OZ)
5	LAMINATE (4MIL)	GROUND (1/2 OZ)
6	PREPREG (2MIL)	CUT POWER PLANE(1 OZ)
7	LAMINATE (3MIL)	CUT POWER PLANE(1 OZ)
8	PREPREG (2MIL)	GROUND (1/2 OZ)
9	LAMINATE (4MIL)	SIGNAL (1/2 OZ)
10	PREPREG (3MIL)	SIGNAL (1/2 OZ)
11	LAMINATE (4MIL)	GROUND (1/2 OZ)
12	PREPREG (3MIL)	SIGNAL (1/3 OZ + COPPER PLATING)

BOARD HOLES


ASICS HEATSINK MOUNTS




CHASSIS MOUNTS




INVERTER



SPEAKER CLIPS




CONDUCTIVE MOUNTS



NOTE: 135 AND 125 PADS WERE CREATED BECAUSE THESE MOUNTING HOLES HANG OFF THE BOARD

GROUND VIAS



BOARD INFORMATION


NOTICE OF PROPRIETARY PROPERTY






THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	401228	0A
SCALE	SHT	OF
NONE	4	44





MPC7450 - L3

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT




III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





SIZE D	DRAWING NUMBER 401228	REV. 0A
SCALE NONE	SHT 6	OF 44



1MB BOOT ROM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1193	1	BOOTROM, P84	U17	CRITICAL	?



INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	401228	0A

SCALE	SHT	OF
	10	11

1







SCALE	SHT	12	OF	14
-------	-----	----	----	----











USB PORT ASSIGNMENTS


PORT A - RIGHT USB 1




PORT B - UNUSED




PORT C - LEFT USB




PORT D - UNUSED




PORT E - BLUETOOTH



PORT F - MODEM



INT - USB/GPIOS/I2S



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 401228 0A

SCALE SHT 15 OF 44

APPLE COMPUTER INC.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES,METAL FILM,10 K OHM,5,1/16W,0402,SM	R68	NO_SSCG



Intrepid Power

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	401228	0A
SCALE	SHT	OF
NONE	16	44



THIS PROPERLY SHUTS DOWN
CARDBUS POWER FOR PSUED0-D3COLD

MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES
TO MINIMIZE INDUCTANCE!

PC CARD/CARDBUS CONNECTOR

CARDBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 401228	REV. 0A
SCALE NONE	SHT 18	OF 44




APPLE COMPUTER INC.







MLB - ALS SENSOR




SPIDEY FLEX




LMU




KEYBOARD PULLUPS



KB LED DRIVER




BOOT BANGER E2PROM




- BOOT BANGING SIGNAL DEFINITION**
- 1/ BBANG_HRESET_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
 - 2/ PMU_HRESET_L (3V INPUT INTO LMU)
 - 3/ BBANG_JTAG_TCK (REGULAR OUTPUT)
 - 4/ JTAG_CPU_TMS (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
 - 5/ JTAG_CPU_TDI (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
 - 6/ JTAG_CPU_TRST_L (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)

SLEEP LED



LMU PULL-DOWNS



LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

θA

IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V







USB_DAM	USB_DA	USB_DA:::200	5 MIL SPACING	15
USB_DAP	USB_DA	USB_DA:::200	5 MIL SPACING	15
USB_DCM	USB_DC	USB_DC:::200	5 MIL SPACING	15
USB_DCP	USB_DC	USB_DC:::200	5 MIL SPACING	15
USB_D1M	USB_D1	USB_D1:::200	5 MIL SPACING	15 26 30
USB_D1P	USB_D1	USB_D1:::200	5 MIL SPACING	15 26 30
USB_D2M	USB_D2	USB_D2:::200	5 MIL SPACING	15 26 30
USB_D2P	USB_D2	USB_D2:::200	5 MIL SPACING	15 26 30




SIZE D	DRAWING NUMBER 401228	REV. 0A
SCALE NONE	SHT 27 OF 44	






PORT POWER SWITCH




ENABLES PORT POWER WHEN MACHINE IS
RUNNING OR WHEN ASLEEP ON AC

STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	LTC4210_ON
SHUTDOWN (AC)	1	0	0	1	OFF
SLEEP (AC)	1	0	1	1	ON
RUN (AC)	0	1	1	1	ON
SHUTDOWN (BATT)	1	0	0	0	OFF
SLEEP (BATT)	1	0	1	0	OFF
RUN (BATT)	0	1	1	0	ON
	2.99V	+3V_PMU	+4.6V_BU	+3V_PMU	



AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)

BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING AND CONNECTION DETECTION CURRENTS PER 1394B V1.33



FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	401228	REV.	0A
SCALE	NONE	SHT	29	OF	44







12.8V PBUS SUPPLY



BACKUP BATTERY / USB CONNECTOR



PMU SUPPLY



12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	401228	0A
SCALE	SHT	
NONE	32	44


3.3V/5V MAIN SUPPLY




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	401228	0A
SCALE	SHT	
NONE	33	44

1.5V/2.5V SWITCHER



1.8V SWITCHER



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	401228	0A
SCALE	SHT	
NONE	35	44

8		7		6		5		4		3		2		1																																																																																																																																																																																		
D	Digital Signals (cont'd)	GROUP	SIG_NAME	DELAY_RULE	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM																																																																																																																																																																																						
		AGP	AGP_AD<15..0>	::1350:1650	5	100					66 MHZ	13 19																																																																																																																																																																																				
		AGP BYTES 0-1	AGP_CBE<1..0>	::1350:1650	5	100					66 MHZ	13 19																																																																																																																																																																																				
			AGP_AD_STB<0>	::1500:1600	4	100	250	8 MIL SPACING			133 MHZ	13 19																																																																																																																																																																																				
		AGP BYTES 2-3	AGP_AD_STB_L<0>	::1500:1600	4	100	250	8 MIL SPACING			133 MHZ	13 19																																																																																																																																																																																				
			AGP_AD<31..16>	::1350:1650	5	100					66 MHZ	13 19																																																																																																																																																																																				
			AGP_CBE<3..2>	::1350:1600	5	100					66 MHZ	13 19																																																																																																																																																																																				
			AGP_AD_STB<1>	::1500:1600	4	100	250	8 MIL SPACING			133 MHZ	13 19																																																																																																																																																																																				
			AGP_AD_STB_L<1>	::1500:1600	4	100	250	8 MIL SPACING			133 MHZ	13 19																																																																																																																																																																																				
			AGP_SBA<7..0>	::1100:1700	5	100					66 MHZ	13 19																																																																																																																																																																																				
AGP	SIDEBAND	AGP_SB_STB	::1500:1700	4	100	350	8 MIL SPACING			66 MHZ	13 19																																																																																																																																																																																					
		AGP_SB_STB_L	::1500:1700	4	100	350	8 MIL SPACING			66 MHZ	13 19																																																																																																																																																																																					
		AGP_FRAME_L	::1200:1900	6	250					66 MHZ	13 19																																																																																																																																																																																					
		AGP_TRDY_L	::1200:1900	6	250					66 MHZ	13 19																																																																																																																																																																																					
		AGP_TRDY_L	::1200:1900	6	250					66 MHZ	13 19																																																																																																																																																																																					
		AGP_DEVSEL_L	::1200:1900	6	250					66 MHZ	13 19																																																																																																																																																																																					
		AGP_STOP_L	::1200:1900	6	250					66 MHZ	13 19																																																																																																																																																																																					
		AGP_PAR	::1200:1900	6	250					66 MHZ	13 19																																																																																																																																																																																					
		AGP_REQ_L	::1200:1900	6	250					66 MHZ	13 19																																																																																																																																																																																					
			AGP_GNT_L	::1200:1900	6	250					66 MHZ	13 19																																																																																																																																																																																				
AGP	CONTROL	AGP_RBF_L	::1200:1900	6	250					66 MHZ	13 19																																																																																																																																																																																					
		GPU_DVOD<0..11>	::600:1300	5	250					66 MHZ	21																																																																																																																																																																																					
		GPU_DVO_HSYNC	::600:1300	5	250					66 MHZ	21																																																																																																																																																																																					
		GPU_DVO_VSYNC	::600:1300	5	250					66 MHZ	21																																																																																																																																																																																					
		PCI		PCI_AD<31..0>	::8000:13500				MIN_DAISY_CHAIN		33 MHZ	10 13 18 24 26 39																																																																																																																																																																																				
				PCI_CBE<3..0>	::8000:13500				MIN_DAISY_CHAIN		33 MHZ	13 18 24 26 39																																																																																																																																																																																				
				PCI_FRAME_L	::8000:13500				MIN_DAISY_CHAIN		33 MHZ	13 18 24 26 39																																																																																																																																																																																				
				PCI_TRDY_L	::8000:13500				MIN_DAISY_CHAIN		33 MHZ	13 18 24 26 39																																																																																																																																																																																				
				PCI_TRDY_L	::8000:13500				MIN_DAISY_CHAIN		33 MHZ	13 18 24 26 39																																																																																																																																																																																				
				PCI_DEVSEL_L	::8000:13500				MIN_DAISY_CHAIN		33 MHZ	13 18 24 26 39																																																																																																																																																																																				
PCI_STOP_L	::8000:13500						MIN_DAISY_CHAIN		33 MHZ	13 18 24 26 39																																																																																																																																																																																						
PCI_PAR	::8000:13500						MIN_DAISY_CHAIN		33 MHZ	13 18 24 26 39																																																																																																																																																																																						
ULTRA ATA-100				UIDE_DATA<15..8>	:::710			NEED TO MATCH DELAY TO 250		100 MHZ	24 24																																																																																																																																																																																					
				UIDE_DATA<7>	U44.V1.RP9.4:1.600					100 MHZ	24 24																																																																																																																																																																																					
		UIDE_DATA<6..0>	:::600					100 MHZ	24 24																																																																																																																																																																																							
		UIDE_ADDR<2..0>	:::650					100 MHZ	24 24																																																																																																																																																																																							
		UIDE_RST_L	:::400					100 MHZ	24 24																																																																																																																																																																																							
		UIDE_DIOW_L	:::400					100 MHZ	24 24																																																																																																																																																																																							
		UIDE_DIOR_L	:::600			10 MIL SPACING		100 MHZ	24 24																																																																																																																																																																																							
		UIDE_DMACK_L	:::400					100 MHZ	24 24																																																																																																																																																																																							
		UIDE_CS0_L	:::500					100 MHZ	24 24																																																																																																																																																																																							
		UIDE_CS1_L	:::500					100 MHZ	24 24																																																																																																																																																																																							
EIDE	INTREPID	UIDE_DMARQ	:::400					100 MHZ	14																																																																																																																																																																																							
		UIDE_TOCHRDY	:::600			10 MIL SPACING		100 MHZ	14 24																																																																																																																																																																																							
		UIDE_INTRQ	:::400					100 MHZ	14																																																																																																																																																																																							
		HD_DATA<15..0>	::8000:9500	5				100 MHZ	24																																																																																																																																																																																							
		HD_ADDR<2..0>	::8000:9500	5				100 MHZ	24																																																																																																																																																																																							
		HD_RESET_L	::5000:7000	5				100 MHZ	24																																																																																																																																																																																							
		HD_DIOW_L	::6000:8000	5				100 MHZ	24																																																																																																																																																																																							
		HD_DIOR_L	::8000:9500	5	10 MIL SPACING			100 MHZ	24																																																																																																																																																																																							
		HD_DMACK_L	::7500:9000	5				100 MHZ	24																																																																																																																																																																																							
		HD_CS0_L	::6000:9000	5				100 MHZ	24																																																																																																																																																																																							
EIDE	OPTICAL	HD_CS1_L	::6000:9000	5				100 MHZ	24																																																																																																																																																																																							
		HD_DMARQ	::7500:9000	5				100 MHZ	24																																																																																																																																																																																							
		HD_TOCHRDY	::8000:9500	5	10 MIL SPACING			100 MHZ	24																																																																																																																																																																																							
		HD_INTRQ	::6000:8000	5				100 MHZ	14 24																																																																																																																																																																																							
		UIDE_DATA<15..0>	:::850					33 MHZ	14 24																																																																																																																																																																																							
		UIDE_ADDR<2..0>	:::900					33 MHZ	14 24																																																																																																																																																																																							
		UIDE_CS0_L	:::850					33 MHZ	14 24																																																																																																																																																																																							
		UIDE_CS1_L	:::850					33 MHZ	14 24																																																																																																																																																																																							
		UIDE_RD_L	:::500					33 MHZ	14 24																																																																																																																																																																																							
		UIDE_WR_L	:::500					33 MHZ	14 24																																																																																																																																																																																							
EIDE	OPTICAL	UIDE_TOCHRDY	:::500					33 MHZ	14 24																																																																																																																																																																																							
		UIDE_INT	:::500					33 MHZ	14 24																																																																																																																																																																																							
		UIDE_RST_L	:::500					33 MHZ	14 24																																																																																																																																																																																							
		UIDE_DMACK_L	:::500					33 MHZ	14 24																																																																																																																																																																																							
		UIDE_DMARQ	:::500					33 MHZ	14 24																																																																																																																																																																																							
		UIDE_OPTICAL_DATA<15..0>	::4500:6500					33 MHZ	24 39																																																																																																																																																																																							
		UIDE_OPTICAL_ADDR<2..0>	::4500:6500					33 MHZ	24 39																																																																																																																																																																																							
		UIDE_OPTICAL_CS0_L	::5000:7000					33 MHZ	24 39																																																																																																																																																																																							
		UIDE_OPTICAL_CS1_L	::5000:7000					33 MHZ	24 39																																																																																																																																																																																							
		UIDE_OPTICAL_RD_L	::5000:7000					33 MHZ	24 39																																																																																																																																																																																							
EIDE	OPTICAL	UIDE_OPTICAL_WR_L	::5000:7000					33 MHZ	24 39																																																																																																																																																																																							
		UIDE_OPTICAL_TOCHRDY	::5000:7000					33 MHZ	24 39																																																																																																																																																																																							
		UIDE_OPTICAL_INT	::5500:7500					33 MHZ	24 39																																																																																																																																																																																							
		UIDE_OPTICAL_RST_L	::5000:7000					33 MHZ	24 39																																																																																																																																																																																							
		UIDE_OPTICAL_DMACK_L	::5000:7000					33 MHZ	24 39																																																																																																																																																																																							
		UIDE_OPTICAL_DMA_RQ	::5000:7000					33 MHZ	24 39																																																																																																																																																																																							
		ENET_LINK_RXD<7..0>	::8000:9000	5					14 27																																																																																																																																																																																							
		ENET_RX_DV	::8000:9000						14 27																																																																																																																																																																																							
		ENET_RX_ER	::8000:9000						14 27																																																																																																																																																																																							
		ENET_PHY_TXD<7..0>	::8300:9300	5					14 27																																																																																																																																																																																							
ETHERNET MII		ENET_LINK_TXD<7..0>	:::600					14																																																																																																																																																																																								
		ENET_PHY_TX_ER	::8000:9200	5				14 27																																																																																																																																																																																								
		ENET_LINK_TX_ER	:::400					14																																																																																																																																																																																								
		ENET_PHY_TX_EN	::8000:9200	5				14 27																																																																																																																																																																																								
		ENET_LINK_TX_EN	:::400					14																																																																																																																																																																																								
		ENET_MDIO	::8000:9000					14 27																																																																																																																																																																																								
		ENET_MDC	::8000:9000					14 27																																																																																																																																																																																								
		ENET_COL	::7500:9000					14 27																																																																																																																																																																																								
		ENET_CRS	::7500:9000					14 27																																																																																																																																																																																								
		FIREWIRE MII		FW_LINK_DATA<7..0>	::2700:3500	5				14 28																																																																																																																																																																																						
FW_PHY_DATA<7..0>	::4700:5500			5				28																																																																																																																																																																																								
FW_LINK_CNTL<1..0>	::9000:10000							14 28																																																																																																																																																																																								
FW_PHY_CNTL<1..0>	:::300							28																																																																																																																																																																																								
FW_LINK_LREQ	:::300							14																																																																																																																																																																																								
FW_PHY_LREQ	::8500:9500							14 28																																																																																																																																																																																								
FW_PINT	::8500:9500							14 28																																																																																																																																																																																								
Differential Signals				GROUP	SIG_NAME	DIFFERENTIAL_PAIR	MATCHED_DELAY	MAX_EXPOSED_LENGTH	NET_SPACING_TYPE	MAX_VIAS																																																																																																																																																																																						
				ETHERNET	MDI0_M<0>	ENET_MDIO0	ENET_MDIO0:U49.31:T1.11:100				27																																																																																																																																																																																					
				MDI0_P<0>	ENET_MDIO0	ENET_MDIO0:U49.29:T1.12:100				27																																																																																																																																																																																						
		MDI0_M<1>	ENET_MDIO1	ENET_MDIO1:U49.34:T1.8:100		SPACING DELETED BECAUSE OF PHYSICAL CONSTRAINTS		27																																																																																																																																																																																								
		MDI0_P<1>	ENET_MDIO1	ENET_MDIO1:U49.33:T1.9:100		AROUND MARVELL PHY		27																																																																																																																																																																																								
		MDI0_M<2>	ENET_MDIO2	ENET_MDIO2:U49.41:T1.5:100				27																																																																																																																																																																																								
		MDI0_P<2>	ENET_MDIO2	ENET_MDIO2:U49.39:T1.6:100				27																																																																																																																																																																																								
		MDI0_M<3>	ENET_MDIO3	ENET_MDIO3:U49.43:T1.2:100				27																																																																																																																																																																																								
		MDI0_P<3>	ENET_MDIO3	ENET_MDIO3:U49.42:T1.3:100				27																																																																																																																																																																																								
		RJ45_DN<0>	RJ45_DP0	RJ45_DP0:T1.14:118.2:100		10 MIL SPACING		27 39																																																																																																																																																																																								
RJ45_DP<0>	RJ45_DP0	RJ45_DP0:T1.13:118.1:100		10 MIL SPACING		27 39																																																																																																																																																																																										
RJ45_DN<1>	RJ45_DP1	RJ45_DP1:T1.17:118.6:100		10 MIL SPACING		27 39																																																																																																																																																																																										
RJ45_DP<1>	RJ45_DP1	RJ45_DP1:T1.16:118.3:100		10 MIL SPACING		27 39																																																																																																																																																																																										
RJ45_DN<2>	RJ45_DP2	RJ45_DP2:T1.20:118.5:100		10 MIL SPACING		27 39																																																																																																																																																																																										
RJ45_DP<2>	RJ45_DP2	RJ45_DP2:T1.19:118.4:100		10 MIL SPACING		27 39																																																																																																																																																																																										
RJ45_DN<3>	RJ45_DP3	RJ45_DP3:T1.23:118.8:100		10 MIL SPACING		27 39																																																																																																																																																																																										
RJ45_DP<3>	RJ45_DP3	RJ45_DP3:T1.22:118.7:100		10 MIL SPACING		27 39																																																																																																																																																																																										
FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N	FW_TPA0N

FUNCTIONAL TEST POINTS

D

C

B

A

D

C

B

A

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	401228	0A
SCALE	SHT	OF
NONE	39	44

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

[illegible]



CR-43		8		7		6		5		4		3		2		1	
D		*** Unit Cross-Reference *** --- For the entire design ---		C166 GAP 1505 C167 GAP 1783 C168 GAP 1702 C169 GAP 1702 C170 GAP 1904 C171 GAP 1902 C172 GAP 507 C173 GAP 508 C174 GAP 1906 C175 GAP 1702 C176 GAP 1505 C177 GAP 1702 C178 GAP 1505 C179 GAP 603 C180 GAP 1702 C181 GAP 1708 C182 GAP 1505 C183 GAP 1707 C184 GAP 1706 C185 GAP 1701 C186 GAP 1701 C187 GAP 1783 C188 GAP 1703 C189 GAP 1703 C190 GAP 1702 C191 GAP 1701 C192 GAP 1701 C193 GAP 1705 C194 GAP 1702 C195 GAP 1705 C196 GAP 1905 C197 GAP 1705 C198 GAP 1905 C199 GAP 2804 C200 GAP 507 C201 GAP 506 C202 GAP 506 C203 GAP 1783 C204 GAP 508 C205 GAP 1706 C206 GAP 1702 C207 GAP 1707 C208 GAP 1706 C209 GAP 1706 C210 GAP 1706 C211 GAP 2104 C212 GAP 1705 C213 GAP 2806 C214 GAP 35A2 C215 GAP 1706 C216 GAP 1706 C217 GAP 1706 C218 GAP 1707 C219 GAP 1707 C220 GAP 1705 C221 GAP 1701 C222 GAP 1703 C223 GAP 1703 C224 GAP 1703 C225 GAP 1703 C226 GAP 1384 C227 GAP 1783 C228 GAP 1787 C229 GAP 1706 C230 GAP 1783 C231 GAP 2104 C232 GAP 2104 C233 GAP 1905 C234 GAP 2805 C235 GAP 2806 C236 GAP 1706 C237 GAP 603 C238 GAP 505 C239 GAP 2801 C240 GAP 1707 C241 GAP 1705 C242 GAP 1706 C243 GAP 1703 C244 GAP 1703 C245 GAP 503 C246 GAP 1707 C247 GAP 1787 C248 GAP 1904 C249 GAP 1707 C250 GAP 2104 C251 GAP 1903 C252 GAP 2801 C253 GAP 2801 C254 GAP 19A7 C255 GAP 507 C256 GAP 35A2 C257 GAP 1903 C258 GAP 1701 C259 GAP 1701 C260 GAP 1701 C261 GAP 1701 C262 GAP 1708 C263 GAP 505 C264 GAP 1905 C265 GAP 602 C266 GAP 1703 C267 GAP 1705 C268 GAP 1705 C269 GAP 1783 C270 GAP 1706 C271 GAP 1707 C272 GAP 1706 C273 GAP 1786 C274 GAP 1787 C275 GAP 1787 C276 GAP 17A5 C277 GAP 1787 C278 GAP 1786 C279 GAP 1707 C280 GAP 1705 C281 GAP 1705 C282 GAP 1904 C283 GAP 1783 C284 GAP 2804 C285 GAP 2806 C286 GAP 2806 C287 GAP 1703 C288 GAP 1904 C289 GAP 1904 C290 GAP 603 C291 GAP 905 C292 GAP 17A5 C293 GAP 1703 C294 GAP 1904 C295 GAP 602 C296 GAP 1703 C297 GAP 603 C298 GAP 1706 C299 GAP 1706 C300 GAP 1705 C301 GAP 1704 C302 GAP 1783 C303 GAP 1786 C304 GAP 17A7 C305 GAP 1703 C306 GAP 1785 C307 GAP 17A7 C308 GAP 1786 C309 GAP 1705 C310 GAP 1705 C311 GAP 1705 C312 GAP 1705 C313 GAP 1705 C314 GAP 1705 C315 GAP 1705 C316 GAP 1705 C317 GAP 1705 C318 GAP 1705 C319 GAP 1705 C320 GAP 1705 C321 GAP 1705 C322 GAP 1705 C323 GAP 1705 C324 GAP 1705 C325 GAP 1705 C326 GAP 1705 C327 GAP 1705 C328 GAP 1705 C329 GAP 1705 C330 GAP 1705 C331 GAP 1705 C332 GAP 1705 C333 GAP 1705		C166 GAP 1505 C167 GAP 1783 C168 GAP 1702 C169 GAP 1702 C170 GAP 1904 C171 GAP 1902 C172 GAP 507 C173 GAP 508 C174 GAP 1906 C175 GAP 1702 C176 GAP 1505 C177 GAP 1702 C178 GAP 1505 C179 GAP 603 C180 GAP 1702 C181 GAP 1708 C182 GAP 1505 C183 GAP 1707 C184 GAP 1706 C185 GAP 1701 C186 GAP 1701 C187 GAP 1783 C188 GAP 1703 C189 GAP 1703 C190 GAP 1702 C191 GAP 1701 C192 GAP 1701 C193 GAP 1705 C194 GAP 1702 C195 GAP 1705 C196 GAP 1905 C197 GAP 1705 C198 GAP 1905 C199 GAP 2804 C200 GAP 507 C201 GAP 506 C202 GAP 506 C203 GAP 1783 C204 GAP 508 C205 GAP 1706 C206 GAP 1702 C207 GAP 1707 C208 GAP 1706 C209 GAP 1706 C210 GAP 1706 C211 GAP 2104 C212 GAP 1705 C213 GAP 2806 C214 GAP 35A2 C215 GAP 1706 C216 GAP 1706 C217 GAP 1706 C218 GAP 1707 C219 GAP 1707 C220 GAP 1705 C221 GAP 1701 C222 GAP 1703 C223 GAP 1703 C224 GAP 1703 C225 GAP 1703 C226 GAP 1384 C227 GAP 1783 C228 GAP 1787 C229 GAP 1706 C230 GAP 1783 C231 GAP 2104 C232 GAP 2104 C233 GAP 1905 C234 GAP 2805 C235 GAP 2806 C236 GAP 1706 C237 GAP 603 C238 GAP 505 C239 GAP 2801 C240 GAP 1707 C241 GAP 1705 C242 GAP 1706 C243 GAP 1703 C244 GAP 1703 C245 GAP 503 C246 GAP 1707 C247 GAP 1787 C248 GAP 1904 C249 GAP 1707 C250 GAP 2104 C251 GAP 1903 C252 GAP 2801 C253 GAP 2801 C254 GAP 19A7 C255 GAP 507 C256 GAP 35A2 C257 GAP 1903 C258 GAP 1701 C259 GAP 1701 C260 GAP 1701 C261 GAP 1701 C262 GAP 1708 C263 GAP 505 C264 GAP 1905 C265 GAP 602 C266 GAP 1703 C267 GAP 1705 C268 GAP 1705 C269 GAP 1783 C270 GAP 1706 C271 GAP 1707 C272 GAP 1706 C273 GAP 1786 C274 GAP 1787 C275 GAP 1787 C276 GAP 17A5 C277 GAP 1787 C278 GAP 1786 C279 GAP 1707 C280 GAP 1705 C281 GAP 1705 C282 GAP 1904 C283 GAP 1783 C284 GAP 2804 C285 GAP 2806 C286 GAP 2806 C287 GAP 1703 C288 GAP 1904 C289 GAP 1904 C290 GAP 603 C291 GAP 905 C292 GAP 17A5 C293 GAP 1703 C294 GAP 1904 C295 GAP 602 C296 GAP 1703 C297 GAP 603 C298 GAP 1706 C299 GAP 1706 C300 GAP 1705 C301 GAP 1704 C302 GAP 1783 C303 GAP 1786 C304 GAP 17A7 C305 GAP 1703 C306 GAP 1785 C307 GAP 17A7 C308 GAP 1786 C309 GAP 1705 C310 GAP 1705 C311 GAP 1705 C312 GAP 1705 C313 GAP 1705 C314 GAP 1705 C315 GAP 1705 C316 GAP 1705 C317 GAP 1705 C318 GAP 1705 C319 GAP 1705 C320 GAP 1705 C321 GAP 1705 C322 GAP 1705 C323 GAP 1705 C324 GAP 1705 C325 GAP 1705 C326 GAP 1705 C327 GAP 1705 C328 GAP 1705 C329 GAP 1705 C330 GAP 1705 C331 GAP 1705 C332 GAP 1705 C333 GAP 1705		C334 GAP 1707 C335 GAP 1708 C336 GAP 1708 C337 GAP 2187 C338 GAP 2105 C339 GAP 2884 C340 GAP 2884 C341 GAP 28A5 C342 GAP 28A6 C343 GAP 28A2 C344 GAP 2105 C345 GAP 1785 C346 GAP 1785 C347 GAP 1787 C348 GAP 17A6 C349 GAP 17A6 C350 GAP 1786 C351 GAP 2184 C352 GAP 2107 C353 GAP 2105 C354 GAP 28A5 C355 GAP 1703 C356 GAP 1785 C357 GAP 1705 C358 GAP 1706 C359 GAP 2107 C360 GAP 28A6 C361 GAP 28A6 C362 GAP 28B2 C363 GAP 28B2 C364 GAP 17A6 C365 GAP 1785 C366 GAP 17A7 C367 GAP 17A6 C368 GAP 17A5 C369 GAP 17A5 C370 GAP 1786 C371 GAP 1787 C372 GAP 1785 C373 GAP 1705 C374 GAP 28A1 C375 GAP 28A1 C376 GAP 28A1 C377 GAP 1705 C378 GAP 1782 C379 GAP 17A6 C380 GAP 17A5 C381 GAP 17A7 C382 GAP 17A7 C383 GAP 17A6 C384 GAP 17A7 C385 GAP 1786 C386 GAP 17A7 C387 GAP 17A5 C388 GAP 17A5 C389 GAP 28A7 C390 GAP 28A7 C391 GAP 28B2 C392 GAP 17A6 C393 GAP 28B4 C394 GAP 2106 C395 GAP 2107 C396 GAP 35C1 C397 GAP 1786 C398 GAP 1786 C399 GAP 1505 C400 GAP 28A8 C401 GAP 2805 C402 GAP 1788 C403 GAP 1788 C404 GAP 1506 C405 GAP 2284 C406 GAP 2801 C407 GAP 2801 C408 GAP 28A8 C409 GAP 28B1 C410 GAP 28B1 C411 GAP 1507 C412 GAP 3A4 C413 GAP 3A4 C414 GAP 3A4 C415 GAP 3A4 C416 GAP 3A4 C417 GAP 3A4 C418 GAP 2282 C419 GAP 3A4 C420 GAP 3A4 C421 GAP 3A4 C422 GAP 3A4 C423 GAP 3A4 C424 GAP 3A4 C425 GAP 3A4 C426 GAP 27A4 C427 GAP 27A4 C428 GAP 3A4 C429 GAP 27A7 C430 GAP 27A8 C431 GAP 27A4 C432 GAP 2808 C433 GAP 2284 C434 GAP 27A4 C435 GAP 2705 C436 GAP 3A4 C437 GAP 28A2 C438 GAP 2704 C439 GAP 3106 C440 GAP 1786 C441 GAP 1803 C442 GAP 2888 C443 GAP 28A2 C444 GAP 3205 C445 GAP 3205 C446 GAP 3A4 C447 GAP 2703 C448 GAP 1803 C449 GAP 2107 C450 GAP 2805 C451 GAP 1904 C452 GAP 1705 C453 GAP 2807 C454 GAP 3505 C455 GAP 1705 C456 GAP 2703 C457 GAP 2703 C458 GAP 2805 C459 GAP 1802 C460 GAP 1201 C461 GAP 2807 C462 GAP 22A5 C463 GAP 3205 C464 GAP 2703 C465 GAP 27A4 C466 GAP 2704 C467 GAP 2807 C468 GAP 3307 C469 GAP 3205 C470 GAP 3504 C471 GAP 3A4 C472 GAP 3103 C473 GAP 27A4 C474 GAP 2702 C475 GAP 3A4 C476 GAP 1786 C477 GAP 3204 C478 GAP 3205 C479 GAP 2704 C480 GAP 2804 C481 GAP 2888 C482 GAP 2888 C483 GAP 2704 C484 GAP 2704 C485 GAP 2804 C486 GAP 2704 C487 GAP 2702 C488 GAP 27A6 C489 GAP 3A86 C490 GAP 3184 C491 GAP 3503 C492 GAP 3307 C493 GAP 3A84 C494 GAP 2704 C495 GAP 2808 C496 GAP 2808 C497 GAP 3A87 C498 GAP 1282 C499 GAP 3505 C500 GAP 17A6 C501 GAP 3384		C502 GAP 3204 C503 GAP 3203 C504 GAP 3203 C505 GAP 28A7 C506 GAP 2804 C507 GAP 2804 C508 GAP 2806 C509 GAP 1202 C510 GAP 2806 C511 GAP 3507 C512 GAP 3505 C513 GAP 2805 C514 GAP 2806 C515 GAP 3182 C516 GAP 2808 C517 GAP 2808 C518 GAP 3505 C519 GAP 3505 C520 GAP 3503 C521 GAP 3505 C522 GAP 3203 C523 GAP 2884 C524 GAP 3182 C525 GAP 3182 C526 GAP 3182 C527 GAP 3181 C528 GAP 3A81 C529 GAP 3304 C530 GAP 2806 C531 GAP 2806 C532 GAP 3104 C533 GAP 1785 C534 GAP 3105 C535 GAP 3104 C536 GAP 3204 C537 GAP 3505 C538 GAP 3505 C539 GAP 3505 C540 GAP 3505 C541 GAP 3203 C542 GAP 2804 C543 GAP 1282 C544 GAP 3505 C545 GAP 2803 C546 GAP 2805 C547 GAP 3304 C548 GAP 3204 C549 GAP 2802 C550 GAP 3105 C551 GAP 1787 C552 GAP 1202 C553 GAP 1202 C554 GAP 2804 C555 GAP 3203 C556 GAP 2883 C557 GAP 1787 C558 GAP 3385 C559 GAP 3304 C560 GAP 3304 C561 GAP 3304 C562 GAP 32A4 C563 GAP 31A6 C564 GAP 31A6 C565 GAP 3185 C566 GAP 3185 C567 GAP 3181 C568 GAP 3182 C569 GAP 3502 C570 GAP 3185 C571 GAP 33A5 C572 GAP 3504 C573 GAP 3203 C574 GAP 32A5 C575 GAP 3302 C576 GAP 2805 C577 GAP 2805 C578 GAP 2805 C579 GAP 1806 C580 GAP 1806 C581 GAP 2804 C582 GAP 3181 C583 GAP 3181 C584 GAP 2804 C585 GAP 3382 C586 GAP 3203 C587 GAP 3A07 C588 GAP 3203 C589 GAP 3A07 C590 GAP 3203 C591 GAP 3A07 C592 GAP 3A07 C593 GAP 3A07 C594 GAP 3A07 C595 GAP 3A07 C596 GAP 3A07 C597 GAP 3A07 C598 GAP 3A07 C599 GAP 3A07 C600 GAP 3A07 C601 GAP 22A3 C602 GAP 1805 C603 GAP 3202 C604 GAP 3A07 C605 GAP 3A07 C606 GAP 3A07 C607 GAP 3A07 C608 GAP 3A07 C609 GAP 3A07 C610 GAP 3A07 C611 GAP 3A07 C612 GAP 3A07 C613 GAP 3A07 C614 GAP 3A07 C615 GAP 3A07 C616 GAP 2207 C617 GAP 2207 C618 GAP 2207 C619 GAP 35A5 C620 GAP 3A07 C621 GAP 3A07 C622 GAP 3A07 C623 GAP 3A07 C624 GAP 3A07 C625 GAP 2202 C626 GAP 3A07 C627 GAP 3A07 C628 GAP 3A07 C629 GAP 21A4 C630 GAP 8A4 C631 GAP 8A4 C632 GAP 2287 C633 GAP 2205 C634 GAP 21A4 C635 GAP 2807 C636 GAP 8A6 C637 GAP 8A4 C638 GAP 3504 C639 GAP 8A5 C640 GAP 8A5 C641 GAP 2A4 C642 GAP 8A2 C643 GAP 2288 C644 GAP 8A5 C645 GAP 8A7 C646 GAP 8A7 C647 GAP 2704 C648 GAP 8A7 C649 GAP 8A7 C650 GAP 8A7 C651 GAP 8A7 C652 GAP 8A7 C653 GAP 8A7 C654 GAP 8A7 C655 GAP 8A4 C656 GAP 2A4 C657 GAP 2205 C658 GAP 2805 C659 GAP 3503 C660 GAP 887 C661 GAP 8A2 C662 GAP 3504 C663 GAP 8A7 C664 GAP 8A7 C665 GAP 8A7 C666 GAP 8A7 C667 GAP 8A7 C668 GAP 3505 C669 GAP 8A4		C670 GAP 8A3 C671 GAP 8A3 C672 GAP 8A3 C673 GAP 8A3 C674 GAP 8A4 C675 GAP 8A4 C676 GAP 22A7 C677 GAP 22A7 C678 GAP 22A7 C679 GAP 682 C680 GAP 2805 C681 GAP 2805 C682 GAP_P 2805 C683 GAP 3508 C684 GAP 8A1 C685 GAP 8A8 C686 GAP 8A6 C687 GAP 8A2 C688 GAP 2287 C689 GAP 3507 C690 GAP 2288 C691 GAP 1104 C692 GAP 3A81 C693 GAP 3A81 C694 GAP_P 3A82 C695 GAP_P 3A81 C696 GAP 3A81 C697 GAP_P 3A81 C698 GAP 3A81 C699 GAP 1102 C700 GAP 1102 C701 GAP 1102 C702 GAP 2785 C703 GAP 2808 C704 GAP 2808 C705 GAP 1108 C706 GAP 1106 C707 GAP 1104 C708 GAP_P 3587 C709 GAP 2281 C710 GAP 2705 C711 GAP 1108 C712 GAP 1106 C713 GAP 2283 C714 GAP_P 3202 C715 GAP_P 3587 C716 GAP 1107 C717 GAP 1106 C718 GAP 2784 C719 GAP 3386 C720 GAP_P 3308 C721 GAP 22A1 C722 GAP 3202 C723 GAP 3307 C724 GAP 3308 C725 GAP 27A2 C726 GAP 2784 C727 GAP 2785 C728 GAP 2805 C729 GAP 3307 C730 GAP 2808 C731 GAP 3A83 C732 GAP_P 3203 C733 GAP 2805 C734 GAP 2805 C735 GAP 3A84 C736 GAP_P 3202 C737 GAP 3307 C738 GAP 2805 C739 GAP 1803 C740 GAP 2804 C741 GAP 3205 C742 GAP 1883 C743 GAP 3302 C744 GAP_P 3581 C745 GAP 2805 C746 GAP 2805 C747 GAP_P 3582 C748 GAP 1883 C749 GAP 2804 C750 GAP 3302 C751 GAP 2903 C752 GAP 3204 C753 GAP_P 3382 C754 GAP 1807 C755 GAP 1805 C756 GAP 1805 C757 GAP 3103 C758 GAP 2806 C759 GAP_P 3202 C760 GAP_P 3202 C761 GAP 1807 C762 GAP 1806 C763 GAP 1805 C764 GAP 1805 C765 GAP_P 3202 C766 GAP 3302 C767 GAP 3204 C768 GAP 3184 C769 GAP 2804 C770 GAP 28A3 C771 GAP 3302 C772 GAP 29A3 C773 GAP 3184 C774 GAP 31A5 C775 GAP 2806 C776 GAP 2807 C777 GAP 2306 C778 GAP 2306 C779 GAP 2808 C780 GAP 3202 C781 GAP 3301 C782 GAP 3184 C783 GAP 3302 C784 GAP_P 2807 C785 GAP 3202 C786 GAP_P 3202 C787 GAP 3A07 C788 GAP 3A07 C789 GAP 3A07 C790 GAP_P 3305 C791 GAP 3A07 C792 GAP_P 33A7 C793 GAP 3302 C794 GAP 3382 C795 GAP_P 3181 C796 GAP 3683 C797 GAP 3605 C798 GAP 3606 C799 GAP 23A7 C800 GAP 23A7 C801 GAP 23A7 C802 GAP 23A7 C803 GAP 23A7 C804 GAP 1202 C805 GAP 1202 C806 GAP 1202 C807 GAP 12A2 C808 GAP 12A2 C809 GAP 1201 C810 GAP 1201 C811 GAP 12A2 C812 GAP 1202 C813 GAP 1202 C814 GAP 1202 C815 GAP 12A2 C816 GAP 1201 C817 GAP 1201 C818 GAP 12A1 C819 GAP 12A1 C820 GAP 12A1 C821 GAP 1201 C822 GAP 1281 C823 GAP 12A1 C824 GAP 2808 C825 GAP 2808 C826 GAP 2808 C827 GAP 2807 C828 GAP 2807 C829 GAP 2807 C830 GAP 2807 C831 GAP 2806 C832 GAP 2806 C833 GAP 2806 C834 GAP 2804 C835 GAP 2603 C836 GAP 2602 C837 GAP 3A04		C838 GAP 3103 C839 GAP 1506 C840 GAP 1506 C841 GAP 1506 C842 GAP 1506 C843 GAP 3105 C844 GAP 2103 C845 GAP 2103 C846 GAP 2102 C847 GAP 2102 C848 GAP 2102 C849 GAP 2102 C850 GAP 2102 C851 GAP 2102 C852 GAP 2101 C853 GAP 2201 C854 GAP_P 3A82 C855 GAP 25A3 C856 GAP 2582 C857 GAP 2507 C858 GAP 2507 C859 GAP 2985 C860 GAP 2984 C861 GAP 2984 C862 GAP 2983 C863 GAP 2983 C864 GAP 2902 C865 GAP 2284 C866 GAP 2506 C867 GAP 2506 C1080 GAP 2805 C1089 GAP 1683 C1081 GAP 1682 C1082 GAP 1681 C1083 GAP 2787 D1 D1ODE SCHOT 3404 D2 D1ODE SCHOT 3205 D3 D1ODE SCHOT 3205 D4 D1ODE SCHOT 3205 D5 D1ODE 2806 D6 D1ODE DUAL_6P 2903 D7 D1ODE SCHOT 3305 D8 D1ODE DUAL_6P 2902 D9 D1ODE SCHOT 3284 D10 D1ODE 3105 D11 D1ODE 3103 D12 D1ODE SCHOT 32A4 D13 D1ODE DUAL_6P 2984 D14 D1ODE SCHOT 3304 D15 D1ODE DUAL_6P 2984 D16 D1ODE 3186 D17 D1ODE SCHOT 3286 D18 D1ODE SCHOT 32A6 D19 D1ODE SCHOT 32A6 D20 D1ODE SCHOT 2807 D21 D1ODE SCHOT 2205 D22 D1ODE 3307 D23 D1ODE SCHOT 3586 D24 D1ODE SCHOT 2805 D25 D1ODE 3A82 D26 D1ODE 3204 D27 D1ODE SCHOT_3P2 2808 D28 D1ODE 3181 D29 D1ODE 3182 D30 D1ODE 3102 D31 D1ODE 2805 D32 D1ODE SCHOT 3582 D33 D1ODE 3303 D34 DPAK3P 3A07 3A07 D35 DPAK3P 35C3 3506 3507 D36 DPAK3P 31C1 31C2 3103 D37 DPAK3P 2902 2907 D38 DPAK3P 2807 D39 ZENER 2906 D40 ZENER 2906 D41 ZENER 2906 D42 ZENER 2906 D43 FUSE 2206 D44 FUSE 2907 D45 FUSE 2906 D46 FUSE 3101 D47 FUSE 28A4 D48 CON_F1ST_S2MT_SM 15A6 D49 CON_3RTSM_125 2582 D50 CON_F1ART_S2MT_SM 2481 D51 CON_3RTSM_125 25A3 D52 CON_180TSM_5887 2503 D53 CON_11 3A4 D54 CON_F38RT_S2MT_SM 2283 D55 CON_4RT_WBIB 2281 D56 CON_F1STST_D_SMA 2504 D57 CON_M88ST_0AHT_SM 18C2 D58 CON_M58SM_SMA 2A85 D59 CON_F1ART_S2MT_SM 3288 D60 CON_M58SM_SMA 2401 D61 CON_F38RT_S2MT_SM 2506 D62 CON_F48RT_S2MT_SM 3205 D63 CON_F38RT_T6MT_TH1 2206 D64 CON_F38RT_MINIDIN_TH 2286 D65 CON_R1A5_SHOWRT_AHT_TH 27C1 D66 CON_M8RT_S_SM 3108 D67 CON_F38RT_DORDDM_SMC 1207 D68 CON_F1STST_0AHT_SM 29A3 D69 CON_F38RT_S2MT_SMA 29C1 D70 CON_F38RT_S2MT_SMA 29C1 D71 CON_F38RT_S2MT_SMA 29C1 D72 CON_F38RT_S2MT_SMA 29C1 D73 CON_F38RT_S2MT_SMA 29C1 D74 CON_F38RT_S2MT_SMA 29C1 D75 CON_F38RT_S2MT_SMA 29C1 D76 CON_F38RT_S2MT_SMA 29C1 D77 CON_F38RT_S2MT_SMA 29C1 D78 CON_F38RT_S2MT_SMA 29C1 D79 CON_F38RT_S2MT_SMA 29C1 D80 CON_F38RT_S2MT_SMA 29C1 D81 CON_F38RT_S2MT_SMA 29C1 D82 CON_F38RT_S2MT_SMA 29C1 D83 CON_F38RT_S2MT_SMA 29C1 D84 CON_F38RT_S2MT_SMA 29C1 D85 CON_F38RT_S2MT_SMA 29C1 D86 CON_F38RT_S2MT_SMA 29C1 D87 CON_F38RT_S2MT_SMA 29C1 D88 CON_F38RT_S2MT_SMA 29C1 D89 CON_F38RT_S2MT_SMA 29C1 D90 CON_F38RT			

