


CR-1		8		7			6			5			4			3			2			1						
D	BOMOPTION		P72 OASIS GOOD	P72 OASIS BETTER	P73 OASIS BEST	P72 MIRAGE GOOD	P72 MIRAGE BETTER	P73 MIRAGE BEST	P72/73 (JUN 04 /2002) PAGE 1 : COVER PAGE (CONTENTS) PAGE 2 : BLOCK DIAGRAM PAGE 3 : PROCESSOR PAGE 4 : CPU PLL CONFIGURATION PAGE 5 : PANGEA PROCESSOR I/F PAGE 6 : PANGEA SDRAM & SO-DIMMS I/F & SS CLK GEN PAGE 7 : SDRAM ON-BOARD BANKS PAGE 8 : SO-DIMM CONNECTOR PAGE 9 : PANGEA AGP IF PAGE 10 : PANGEA ETHERNET, FIREWIRE, PWR/GNDS PAGE 11 : PANGEA BYPASS PAGE 12 : PANGEA ATA, & I/O BUS PAGE 13 : PANGEA SER/AUD/USB, BOOTSTRAPS PAGE 14 : PULL-UP/PULL-DOWN (1) PAGE 15 : PULL-UP/PULL-DOWN (2) PAGE 16 : MODEM & HD/CD-ROM CONNECTORS PAGE 17 : USB PORT PAGE 18 : 10/100M ETHERNET PHY PAGE 19 : FIREWIRE PHYSICAL LOGIC PAGE 20 : CARDSLOT (WIRELESS) INTERFACE & BOOTROM PAGE 21 : PMU (POWER MANAGEMENT UNIT) PAGE 22 : GRAPHICS CONTROLLER PAGE 23 : GRAPHICS CONTROLLER POWER PAGE 24 : LCD I/F PAGE 25 : VIDEO CONNECTOR PAGE 26 : IRDA/BT USB CONNECTOR PAGE 27 : SNAPPER,CONTROL & D/A PAGE 28 : SNAPPER AUDIO, HEADPHONE DRIVER PAGE 29 : SNAPPER AUDIO, MICROPHONE PREAMP PAGE 30 : POWER SYSTEM ARCHITECTURE PAGE 31 : DC POWER JACK PAGE 32 : BATTERY CHARGER PAGE 33 : BATTERY INTERFACE PAGE 34 : POWER SUPPLY 3V/5V MAIN SWITCHERS PAGE 35 : POWER SUPPLY LOAD FET SWITCHES PAGE 36 : CORE SWITCHERS & SUPER CAP CIRCUIT PAGE 37 : ATI_CORE AND 2.5V_MAIN SWITCHERS PAGE 38 : CPU_VCORE(1.2/1.4V) SWITCHERS PAGE 39 : TOOLING HOLES PAGE 40 : CONSTRAINTS -- POWER PAGE 41 : CONSTRAINTS -- CPU BUS PAGE 42 : CONSTRAINTS -- MEMORY BUS (1) PAGE 43 : CONSTRAINTS -- MEMORY BUS (2) PAGE 44 : CONSTRAINTS -- AGP & FIREWIRE PAGE 45 : CONSTRAINTS -- MISCELLANEOUS PAGE 46 : NET ATTRIBUTES PAGE 47 : REVISION HISTORY (1) PAGE 48 : REVISION HISTORY (2) PAGE 49 : REFERENCE DESIGNATOR LOCATION INDEX (1) PAGE 50 : REFERENCE DESIGNATOR LOCATION INDEX (2) PAGE 51 : REFERENCE DESIGNATOR LOCATION INDEX (3) PAGE 52 : REFERENCE DESIGNATOR LOCATION INDEX (4) PAGE 53 : REFERENCE DESIGNATOR LOCATION INDEX (5)																			
	DD1X		X	X	X	X	X	X																				
	DD2X																											
	600MHZ		X			X																						
	700MHZ			X	X		X	X																				
	OASIS		X	X	X																							
	MIRAGE					X	X	X																				
	MID OR HIGH RANGE NO PWRSTEP		X	X	X	X	X	X																				
	HIGH_PLL_RANGE_NO_PWRSTEP																											
	MID OR HIGH RANGE PWRSTEP																											
C	HIGH PLL PANGE PWRSTEP																											
	LOW PLL RANGE																											
	LOW OR MID PLL RANGE		X	X	X	X	X	X																				
	FIREWIRE		X	X	X	X	X	X																				
	NO FIREWIRE																											
	PWRSTEP																											
	NO PWRSTEP		X	X	X	X	X	X																				
	100MHZ		X	X	X	X	X	X																				
	66MHZ																											
	3SBAT		X	X		X	X																					
B	4SBAT				X			X																				
	SWCHG																											
	HWCHG		X	X	X	X	X	X																				
	OASIS_600		X																									
	OASIS_700			X	X																							
	MIRAGE_600					X																						
	MIRAGE_700						X	X																				
	INTUSB		X	X	X	X	X	X																				
	NON PRODUCTION																											
	SLOW_CHRG		X	X		X	X																					
A	FAST_CHRG				X			X																				
	128M		X	X	X	X	X	X																				
	256M																											
	TBEN																											
	P/N:820-1320 RFA # 222273 ATC P/N:KK0U22701110U02 ATC DRAWING NO.: U227-1-3-08	PAGE	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
		REV	1.C	1.0	1.B	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.B	1.B	1.0	1.0	1.0	1.C	1.0	1.0	1.0	1.0	1.0	1.0	1.0
		DATE	0604	0312	0522	0312	0312	0312	0312	0312	0312	0312	0312	0312	0312	0522	0522	0312	0312	0312	0604	0312	0312	0312	0312	0312	0312	0312
		27	28	29	30	31	32	33	34	35	36	37	38	39	39	41	42	43	44	45	46	47	48	49	50	51	52	53
		1.0	1.B	1.0	1.0	1.0	1.0	1.A	1.0	1.B	1.0	1.0	1.B	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.C	1.0	1.0	1.0	1.0	
		0312	0502	0312	0312	0312	0312	0402	0312	0522	0312	0312	0522	0312	0312	0312	0312	0312	0312	0312	0312	0604	0312	0312	0312	0312	0312	
COVER PAGE (CONTENTS) DESCRIPTION: iBook MLB & SCHEMATIC NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		SIZE		DRAWING NUMBER										REV.														
		D		051-6130-C										ACI:C		ECS:1.C												
		SCALE		NONE										SHT		1 OF 53												
8		7			6			5			4			3			2			1								


CORE SCHEMATIC PAGES



LOCAL SCHEMATIC PAGES

BLOCK DIAGRAM
DESCRIPTION: ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC
NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6130-C	REV. ACI:C ECS:1.0
	SCALE NONE	SHT 2	OF 53



D

C


B

A

STATE	ENCODING	CPU_VCORE_HI_OC	CPU_PLL_STOP_OC
HIGH SPEED		1	0
LOW SPEED		0	0
PLL OFF		X	1

BUS SPEED		66	100
CPU_PLL_CFG[0:4]	CORE:BUS RATIO		
00000	OFF		
00001	OFF		
00010	PLL BYPASS		
00011	PLL BYPASS		
00100	2.0:1	N/A	N/A
00101	2.5:1	N/A	N/A
00110	3.0:1	N/A	N/A
00111	3.5:1	N/A	N/A
01000	4.0:1	N/A	N/A
01001	4.5:1	N/A	N/A
01010	5.0:1	N/A	500
01011	5.5:1	N/A	550
01100	6.0:1	N/A	600
01101	6.5:1	N/A	650
01110	7.0:1	N/A	700
01111	7.5:1	500	750
10000	8.0:1	533	800
10001	8.5:1	567	850
10010	9.0:1	600	900
10011	9.5:1	633	950
10100	10.0:1	667	1000
10101	11.0:1	733	N/A
10110	12.0:1	800	N/A
10111	13.0:1	867	N/A
11000	14.0:1	933	N/A
11001	15.0:1	1000	N/A
11010	16.0:1	N/A	N/A
11011	17.0:1	N/A	N/A
11100	18.0:1	N/A	N/A
11101	19.0:1	N/A	N/A
11110	20.0:1	N/A	N/A
11111	OFF		


46B7 40D4
25B5 25A6 22C1
15C7 15C5 15B7
9D4 6C5 6B5
15B5 15A5 13B3
22B5 20D6 20C8
35D2 27C6 25D4



PLL_RNG[0:1]	PLL FREQUENCY RANGE
00	500-750 MHZ
01	750-1200 MHZ
10	UP TO 500 MHZ
11	RESERVED

SYSTEM	LOW SPEED PLL_RNG[0:1]	HIGH SPEED PLL_RNG[0:1]
LOW RANGE ONLY	10	10
LOW TO MID RANGE	10	00
LOW TO HIGH RANGE	10	01

14A7 14A6 13D1 5C2 4D5 3D5 3C4
36B4 35C3 15D2 15B1 14D8 14D6 14C6



CPU PLL CONFIGURATION

DESCRIPTION:
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C
SCALE	SHT	OF
NONE	4	53


D


C

B

A









PULL-DOWN UNUSED PARITY BITS

IIC ALSO USED FOR 15D8 10B7 UNI_IIC_DAT
SODIMM DEBUG PORT 15D8 10B7 UNI_IIC_CLK

DESCRIPTION:
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR

AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUM

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LC75 LOCALING NUMBER

APPLE COMPUTER INC.

[illegible]


SIZE	DRAWING NUMBER
------	----------------


REV

D	051-6130-C	ACI: C 500-1-0
---	------------	-------------------

		EC
DATE	TIME	OF

SCALE	SHI	8	OF	53
NONE				






Pangea Ethernet, Firewire, Pwr/GNDs

DESCRIPTION:		
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC		
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6130-C	REV. ACI: C ECS:1.0
	SCALE NONE	SHT 10	OF 53

PANGEA CORE





Pangea Core Bypass -- 16 0.01uF across each pair, 8 0.001uF on corners





Pangea Processor I/F Bypass -- two per power/ground pair



Pangea I/O Ring Bypass -- two per power/ground pair



Pangea AMVDD Bypass (one pair per pin)



Pangea Bypass

DESCRIPTION:
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C ECS:1.0
SCALE	SHT	OF
NONE	11	53

A



II NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PANGEA CORE

D

D

C


C

B

B

A

A




TO LOCATE UNUSED RPAK PINS REFERE TO COMPONENT LOCATIO CREF TABLLE ON PAGE49

IIC BUS PULLUPS

CARDSLOT BUS PULLS


JTAG PULLS

D




PMU NOT RATED STRONG ENOUGH FOR 1K



C



B




A



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
630-3999	1	PCBA, BOOTBANGER, P72	J19	OASIS
511S0018	1	CONN,POPT,STR 20-P .8MM PITCH	J19	NONPRODUCTION

JTAG TEST PORT
CONFIRM PULLUP VOLTAGE



PULL-UP/PULL DOWN(2)

DESCRIPTION:
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6130-C

REV.

ACI: C
ECS:1.B

SCALE


NONE

SHT

15

OF

53



SIZE D	DRAWING NUMBER 051-6130-C	REV. ACI: C ECS: 1.0
SCALE NONE	SHT 16 OF 53	

D

C

B


A

D


C

B

A




PLACE NEAR PANGEA



PLACE NEAR PANGEA

36B3 35D8 34C2 28C4 24D2 19D4 16C2
46C7 40D6 38C5 38B8 38B3 37D4 37B4

+5V MAIN



C482
0.1UF
250V
ELEC
SM

C77
0.1UF
250V
ELEC
SM

L24
FERRITE-500MA
SM

L23
FERRITE-500MA
SM

L26
FERRITE-1.5A
SM

C483
150UF
25V
ELEC
SM

C67
150UF
25V
ELEC
SM

C301
33PF
50V
CERM
603

C294
33PF
50V
CERM
603

C292
2200PF
50V
CERM
603

C304
0.001UF
25V
CERM
603

LAYOUT NOTE: C292, C304 ARE EMC BY-PASS CAPS FOR J7

C316
33PF
50V
CERM
603

C321
33PF
50V
CERM
603

C309
2200PF
50V
CERM
603

C328
0.001UF
25V
CERM
603

18B3 18B1 17D3 17D2 17B2
39D5 19C1 19B2 18C1

39D5 19C1 19B2 18C1 18B3 18B1 17D3 17D2 17B2

LAYOUT NOTE: C309, C328 ARE EMC BY-PASS CAPS FOR J10

USB PORT

DESCRIPTION:
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C ECS:1.0
SCALE	SHT	OF
NONE	17	53



D

C

B


A

D

C


B

A





20B6 6A6 T_ROMCS* 1 2 ROM_ONBOARD_CS* 20B3 20B6

R61
1K
5%
1/16W
MF
603



C64 AND C61 SHOULD BE PLACED CLOSE TO J9 PIN 24 AND 27
C60 AND C63 SHOULD BE PLACED CLOSE TO J9 PIN 74 AND 77

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1036	1	IC, ROM, CORE2001, IBOOK	U18	PROJECT	
335S0350	1	BOOT ROM, BLANK	U18	PROJECT	OMIT



NOTE: 5V TOLERANCE LEAVE NC

CARDSLOT(WIRELESS) INTERFACE & BOOTROM

DESCRIPTION:	ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC
--------------	---

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.


SIZE D	DRAWING NUMBER 051-6130-C	REV. ACI: C ECS:1.0
SCALE NONE	SHT 20	OF 53








AGP BUS SERIES TERM



INVERTER CONNECTOR



EMC_GND DETERMINED BY ATC LAYOUT

LCD I/F

DESCRIPTION: ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC		
NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6130-C	REV. ACI: C ECS:1.0
	SCALE NONE	SHT 24	OF 53

Video Connectors

EXTERNAL VIDEO (VGA) INTERFACE

NOTES:

DUE TO EMI CONCERNS, THE FOLLOWING PINS (WHICH ARE LOCATED OVER THE CORRECT PORTION OF THE VGA_CHASS_GND1 PLANE) ARE CONNECTED TO THE VGA_CHASS_GND1 PLANE AS WELL AS DIGITAL GROUND.....
R90-2, C69-2, C70-2, C76-2, FL2-3/4, FL4-3/4, J12-1/4/6/14, C338-2, C339-2, C340-2, C344-2,



DESCRIPTION:
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C ECS:1.0
SCALE	SHT	OF
NONE	25	53



IRDA/BT USB CONNECTOR

DESCRIPTION:
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C ECS:1.0
SCALE	SHT	26 OF 53
NONE		









PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
110S2873	1	CHIP RES 1/16W 1% 2.87K 0603 ACI	R539	SLOW_CHRG
110S2613	1	CHIP RES 1/16W 1% 2.61K 0603 ACI	R539	FAST_CHRG

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
103S09568	1	CHIP RES 1/16W .1% 15.4K 0603 ACI	R495	3SBAT
103S0812	1	CHIP RES 1/16W .1% 11.3K 0603 ACI	R495	4SBAT
110S3812	1	CHIP RES 1/16W 1% 391 0603 ACI	R496	3SBAT
110S1592	1	CHIP RES 1/16W 1% 150 0603 ACI	R496	4SBAT

DESCRIPTION:
ENGINEERING RELEASE P72/73 MLB & SCHEMATIC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C ECS:1.0
SCALE	SHT	OF
NONE	32	53

D

C

B

A

D

C

B

A

BATTERY INTERFACE

D

C

B

A

D


C

B


A

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
110S4755	1	CHIP RES 1/16W 1% 475K 0603 ACI	R513	3SBAT
110S6655	1	CHIP RES 1/16W 1% 665K 0603 ACI	R513	4SBAT
101S6561	1	CHIP RES 1W 5% 56 2512 ACI	R490	3SBAT
101S6102	1	CHIP RES 1W 5% 100 2512 ACI	R490	4SBAT
101S6561	1	CHIP RES 1W 5% 56 2512 ACI	R506	3SBAT
101S6102	1	CHIP RES 1W 5% 100 2512 ACI	R506	4SBAT
101S6102	1	CHIP RES 1W 5% 100 2512 ACI	R483	4SBAT
516-1002	1	CONN FOXCONN BP24067-R1 D3P BATT PLUG ACI	J16	3SBAT
518-0016	1	CONN MOLEX22-05-7065 6P P2.5 TIN DIP	J16	4SBAT
110S9314	2	CHIP RES 1W 1% 93.1K 0603 ACI	R518,R538	3SBAT
110S1005	2	CHIP RES 1W 1% 100K 0603 ACI	R518,R538	4SBAT

BYPASS R_DRV



GTR THAN 13.0V



STATE	+3.3V_PMU	GTR_THAN_13.0V	PMU_CHRG_BATT_0
ONLY BATTERY	H	L	L
ONLY ADAPTER	H	H	L
CHARGER	H	H	H CHANGE L

BATTERY INTERFACE

DESCRIPTION:
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C ECS:1.A
SCALE	SRT	33 OF 53
NONE		

3V/5V Main Switchers



DESCRIPTION:
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF ARPA COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVUEL OR PUBLISH IN WHOLE OR PART



D

C

B


A

D

C

B

A



SUPER CAP CIRCUIT

DESCRIPTION:
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C
SCALE	SHT	OF
NONE	36	53

D

34D8 34D5 34B4 32D5 24A4 19D4
43A4 39C6 39C3 38D6 38C4 38C3

+PBUS

37B8 37B1 37A7 36C6 34D8 34C6
33B7 33B6 33B3 33A6 33A4 32D1
32A3 32A2 31D6 31C4 31C2 28B5
32C6 32C1 32B8 32B3 32B1 32A7
34C3 34C1 34B4 34B3 34A2 33C7
39B3 39A6 37C4

PS_GND

C

ATI_CORE_MAIN 22A5 22C8 23D7 46B7

ATI_CORE_MAIN_P

39B3 37D8 37B1
36C6 34C6
34C1 34B3
33C7 33A6
32D1 32C1
32B3 32A7
31C4 28B5
31C2 31D6
32A3 32B1
32B8 32C6
33A4 33B3
33B7 34A2
34B4 34C3
34D8 37A7
37C4 39A6

PS_GND

B

VGA_VCORE_HI 22B2 22C2

R1518
1K
1/16W
MF
683Q1504
2N7002
SMC1521
1000PF
2 50V
CERM
68337C4 37B7 37B2 37A6
38B8 36B7 34C8 34B6 DCDC_EN
MAX1715_GND 37B2 37B5 37B7 37C4VGA_VCORE_HI_OC H : 1.8V
L : 1.6V

A

D

C

B

A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWINGI TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

SCALE

DRAWING NUMBER

051-6130-C

SHEET

OF


53

REV.

ACI: C

ECS:1.0

CPU_VCORE(1.225/1.5V)



A

NOTE: SINCE ALL POWER SUPPLIES RESIDE ON THE SYSTEM BOARD JUMPERS HAVE BEEN INCORPORATED TO ALLOW ISOLATION OF THESE CIRCUITS FOR LOAD TESTING W/O THE RISK OF DAMAGE TO THE REST OF THE SYSTEM

CPU_VCORE(1.2/1.4V) & 2.5V SWITCHERS

DESCRIPTION:

ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

SCALE

NONE

DRAWING NUMBER

051-6130-C

SHT

38

OF

53

REV.

ACI: C

ECS:1.B

D

C

B


A

D

C

B

A



DESCRIPTION:
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6130-C	REV. ACI: C ECS:1.0
	SCALE NONE	SRT 39 OF	53

+5V_MAIN
+3V_MAIN

4C6 6B5 6C5 9D4 13B3 15A5 15B5 15B7 15C5 15C7 20C8
20D6 22B5 22C1 25A6 25B5 25D4 27C6 35D2 46B7

13D6 40D4
13D6 40D4
13D6 40D4
13C5
13C5 17A7
13C5 17A7

21A4 21B1 21B7 21B8 21C6 21D6 21D8 31C5 31D2 31D3 32D2
21B6 21D3 35A5 33A4 33B6 33C7 36D2

3B4 10D3 11D8 18D7 23A8 23B7 23D1 23D6 23D8 36B7 37C1
9D3
13D6
13D6

5A7
6B2

XWS	SHORT	OPEN
XW1	X	
XW2	X	
XW3	X	
XW4	X	
XW5	X	
XW6	X	
XW7	X	
XW8	X	
XW9	X	
XW10	X	
XW11	X	
XW12	X	
XW13	X	
XW14	X	

USB	SHEET 17	J7, J10
ETHERNET	SHEET 18	J3
FIREWIRE	SHEET 19	J5
RGB	SHEET 24	J12
HEADPHONE	SHEET 27	J13
DC IN	SHEET 32	J20

Holes and Slots AND EMC INFO

CONSTRAINTS -- POWER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-6130-C	REV. ACI: C ECS:1.0
SCALE NONE	SHT 40	OF 53

D

☐ 6A6 7A4 7B2 7C2 7C4 8B4
☐ 6A6 7A2 7A4 7C2 7C4 8B4
☐ 6A6 7A2 7A4 7C2 7C4 8C5
☐ 6A6 7A2 7A4 7C2 7C4 8C4
☐ 6A6 7A2 7A4 7C2 7C4 8C5

D

OUT	6C2	7C4
	8C5	
OUT	6C2	7C4
	8C5	
OUT	6C2	7C2
	8B5	
OUT	6C2	7C2
	8B5	
OUT	6C2	7A4
	8C4	
OUT	6C2	7A4
	8C4	
OUT	6C2	7A2
	8B4	
OUT	6C2	7A2
	8B4	

C

5A7	
6C6	
3A4	
3A8	
5B1	CS0*
6C5	CS1*
5B2	
	CS2*
5B2	CS3*
5B3	T1CS0*
5B3	T1CS1*
5B3	
5B2	
5B2	RAM_CKE0
5B1	RAM_CKE1
5B8	
9B3	
9B4	
9B4	M_BA0
9C4	
	M_BA1
5A8	SDRAS*
6D8	
6C7	SDCAS*
6C7	
6D7	MEMWE*
6D7	
6D7	
22A3	
22A2	22B3
6B8	6C6
3A6	6B6 14B8
6C6	7B8

C

6A4 6C2
6A4 6C2
6A4 6C2
6A4 6C2
6A5 7A2
7A4 7C2
6A5
6C2 7B8
6C2 7B8
6A5 6C2
6A5 6C2
6A5 6C2
6A5 6C2
6A5 6C2

A

Diagram illustrating a 3-stage pipeline with 32 registers. The pipeline is divided into three sections of 10, 10, and 12 registers. Each section has a 'DATA' input and an 'OUT' output. The registers are labeled with their stage and value. The first section (registers 1-10) has a 'DATA' input and an 'OUT' output. The second section (registers 11-20) has a 'DATA' input and an 'OUT' output. The third section (registers 21-32) has a 'DATA' input and an 'OUT' output.

Register	Stage	Value
1	1	19D4
2	1	24A4
3	1	39C6
4	1	43A4
5	2	32D5
6	2	34B4
7	2	34D5
8	2	34D8
9	2	37D8
10	2	38C3
11	3	38C4
12	3	38D6
13	3	39C3
14	3	39C6
15	3	43A4
16	3	39C6
17	3	39C3
18	3	39C6
19	3	39C3
20	3	39C6
21	1	19D4
22	1	24A4
23	1	32D5
24	1	34B4
25	1	34D5
26	1	34D8
27	1	37D8
28	1	38C3
29	1	38C4
30	1	38D6
31	1	39C3
32	1	39C6

CONSTRAINTS - - MEMORY PAGE (2)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

II NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6130-C		ACI: C ECS:1.0
	SCALE	SHT	OF	
	NONE	43	53	

8

7

6

5

4

3

2

1

AGP RELATED D00-DAHS

CONSTRAINTS -- AGP, FIREWIRE

SIG_NAME	PULSE_PARAM / MAX_VIA_COUNT	MAX_EXPOSED_LENGTH / STUB_LENGTH	NET_SCHED	NET_SPACING_TYPE	DELAY_RULE	DELAY_RULE (THE SEQUENCE)
AGP_CLK	66 / 12	250 / 200	R213.1 U5.AG16	10 MIL SPACING	::3000:3900	5
PANGEA_AGP_CLK	66 / 3	250 / 200		10 MIL SPACING	::0225:0275	5
AGP_FB_IN	66 / 3	/ 200		10 MIL SPACING	::1325:1350	5
AGP_FB_OUT	66 / 3	/ 200		10 MIL SPACING	::0320:0335	5
AGPAD<31>	66 / 8	/ 200	U1.B11 U5.AK14	5 MIL SPACING	::3750:3900	
AGPAD<30>	66 / 8	/ 200	U1.E11 U5.AG14	5 MIL SPACING	::3750:3900	
AGPAD<29>	66 / 8	/ 200	U1.F12 U5.AG15	5 MIL SPACING	::3750:3900	
AGPAD<28>	66 / 8	/ 200	U1.C9 U5.AH14	5 MIL SPACING	::3750:3900	
AGPAD<27>	66 / 8	/ 200	U1.A9 U5.AJ15	5 MIL SPACING	::3750:3900	
AGPAD<26>	66 / 8	/ 200	U1.F11 U5.AH15	5 MIL SPACING	::3750:3900	
AGPAD<25>	66 / 8	/ 200	U1.A8 U5.AK16	5 MIL SPACING	::3750:3900	
AGPAD<24>	66 / 8	/ 200	U1.G11 U5.AK17	5 MIL SPACING	::3750:3900	
AGPAD<23>	66 / 8	/ 200	U1.B10 U5.AJ16	5 MIL SPACING	::3750:3900	
AGPAD<22>	66 / 8	/ 200	U1.A10 U5.AH18	5 MIL SPACING	::3750:3900	
AGPAD<21>	66 / 8	/ 200	U1.B9 U5.AK19	5 MIL SPACING	::3750:3900	
AGPAD<20>	66 / 8	/ 200	U1.B8 U5.AJ18	5 MIL SPACING	::3750:3900	
AGPAD<19>	66 / 8	/ 200	U1.E12 U5.AG18	5 MIL SPACING	::3750:3900	
AGPAD<18>	66 / 8	/ 200	U1.C8 U5.AJ19	5 MIL SPACING	::3750:3900	
AGPAD<17>	66 / 8	/ 200	U1.C11 U5.AH19	5 MIL SPACING	::3750:3900	
AGPAD<16>	66 / 8	/ 200	U1.A7 U5.AG19	5 MIL SPACING	::3750:3900	
AGPAD<15>	66 / 8	/ 200	U1.E14 U5.AJ22	5 MIL SPACING	::3020:3270	
AGPAD<14>	66 / 8	/ 200	U1.F14 U5.AH22	5 MIL SPACING	::3020:3270	
AGPAD<13>	66 / 8	/ 200	U1.C12 U5.AK22	5 MIL SPACING	::3020:3270	
AGPAD<12>	66 / 8	/ 200	U1.F15 U5.AG23	5 MIL SPACING	::3020:3270	
AGPAD<11>	66 / 8	/ 200	U1.C14 U5.AH23	5 MIL SPACING	::3020:3270	
AGPAD<10>	66 / 8	/ 200	U1.F13 U5.AK25	5 MIL SPACING	::3020:3270	
AGPAD<9>	66 / 8	/ 200	U1.A12 U5.AK23	5 MIL SPACING	::3020:3270	
AGPAD<8>	66 / 8	/ 200	U1.B12 U5.AH24	5 MIL SPACING	::3020:3270	
AGPAD<7>	66 / 8	/ 200	U1.B13 U5.AK27	5 MIL SPACING	::3020:3270	
AGPAD<6>	66 / 8	/ 200	U1.C15 U5.AK24	5 MIL SPACING	::3020:3270	
AGPAD<5>	66 / 8	/ 200	U1.B14 U5.AH26	5 MIL SPACING	::3020:3270	
AGPAD<4>	66 / 8	/ 200	U1.F16 U5.AG24	5 MIL SPACING	::3020:3270	
AGPAD<3>	66 / 8	/ 200	U1.A11 U5.AJ27	5 MIL SPACING	::3020:3270	
AGPAD<2>	66 / 8	/ 200	U1.A13 U5.AK26	5 MIL SPACING	::3020:3270	
AGPAD<1>	66 / 8	/ 200	U1.A14 U5.AH27	5 MIL SPACING	::3020:3270	
AGPAD<0>	66 / 8	/ 200	U1.E15 U5.AJ28	5 MIL SPACING	::3020:3270	
AGPADSTB<1>	66 / 8	/ 200	R779.2 U5.AG17	10 MIL SPACING	::0500:0550	
AGPADSTB<0>	66 / 8	/ 200	R778.2 U5.AH25	10 MIL SPACING	::0600:0650	
AGPSBA<7>	66 / 8	/ 200		5 MIL SPACING		
AGPSBA<6>	66 / 8	/ 200		5 MIL SPACING		
AGPSBA<5>	66 / 8	/ 200		5 MIL SPACING		
AGPSBA<4>	66 / 8	/ 200		5 MIL SPACING		
AGPSBA<3>	66 / 8	/ 200		5 MIL SPACING		
AGPSBA<2>	66 / 8	/ 200		5 MIL SPACING		
AGPSBA<1>	66 / 8	/ 200		5 MIL SPACING		
AGPSBA<0>	66 / 8	/ 200		5 MIL SPACING		
AGPSBSTB	66 / 5	/ 200		10 MIL SPACING	::4385:4490	
AGPCBE<3>	66 / 8	/ 200	U1.E9 U5.AK18	5 MIL SPACING	::3750:3900	
AGPCBE<2>	66 / 8	/ 200	U1.F9 U5.AK21	5 MIL SPACING	::3750:3900	
AGPCBE<1>	66 / 8	/ 200	U1.A6 U5.AG22	5 MIL SPACING	::3020:3270	
AGPCBE<0>	66 / 8	/ 200	U1.F10 U5.AJ24	5 MIL SPACING	::3020:3270	
AGPST<2>	66 / 8	/ 200	U1.A15 U5.AK12	5 MIL SPACING	::3500:4500	
AGPST<1>	66 / 8	/ 200	U1.G16 U5.AJ12	5 MIL SPACING	::3500:4500	
AGPST<0>	66 / 8	/ 200	U1.B15 U5.AG12	5 MIL SPACING	::3500:4500	
AGPPAR	66 / 8	/ 200	U1.A16 U5.AJ21	5 MIL SPACING	::3500:4500	
AGPFRAME*	66 / 8	/ 200	U1.B17 U5.AH20	5 MIL SPACING	::3500:4500	
AGPTRDY*	66 / 8	/ 200	U1.B16 U5.AK20	5 MIL SPACING	::3500:4500	
AGPIRDY*	66 / 8	/ 200	U1.C17 U5.AG20	5 MIL SPACING	::3500:4500	
PCISTOP*	66 / 8	/ 200	U1.E17 U5.AH21	5 MIL SPACING	::3500:4500	
AGPDEVSEL*	66 / 8	/ 200	U1.B7 U5.AG21	5 MIL SPACING	::3500:4500	
AGPPIDE*	66 / 8	/ 200	U1.B5 U5.AG13	5 MIL SPACING	::3500:4500	
AGPRBF*	66 / 8	/ 200	U1.B6 U5.AH12	5 MIL SPACING	::3500:4500	

MIN_LINE_WIDTH

9C5 22C6

9C4

9C3

9C3

9B2

9B2

9B2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

9C2

FIREWIRE RELATED D00-DAHS

SIG_NAME	PULSE_PARAM / MAX_VIA_COUNT	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	
FW_XI	24.576 / 2	250	200	10 MIL SPACING	
FW_X0	24.576 / 2	250	200	10 MIL SPACING	
FW_LINK_SCLK	49.152 / 4	250	200	10 MIL SPACING	
PHYSCLK	49.152 / 4	250	200	10 MIL SPACING	
FW_LINK_D<7>	49.152 / 4		200		
FW_LINK_D<6>	49.152 / 4		200		
FW_LINK_D<5>	49.152 / 4		200		
FW_LINK_D<4>	49.152 / 4		200		
FW_LINK_D<3>	49.152 / 4		200		
FW_LINK_D<2>	49.152 / 4		200		
FW_LINK_D<1>	49.152 / 4		200		
FW_LINK_D<0>	49.152 / 4		200		
FW_LINK_CNTL1	49.152 / 4		200		
FW_LINK_CNTL0	49.152 / 4		220		
FW_LINK_LREQ	49.152 / 4		200		
PHYD7	49.152 / 4		200		
PHYD6	49.152 / 4		200		
PHYD5	49.152 / 4		200		
PHYD4	49.152 / 4		200		
PHYD3	49.152 / 4		200		
PHYD2	49.152 / 4		200		
PHYD1	49.152 / 4		200		
PHYD0	49.152 / 4		200		
PHYCNTL1	49.152 / 4		200	5 MIL SPACING	
PHYCNTL0	49.152 / 4		200	5 MIL SPACING	
PHYLREQ	49.152 / 4		200	5 MIL SPACING	

FIREWIRE DIFFERENTIAL THINGIES

SIG_NAME	PULSE_PARAM / MAX_VIA_COUNT	MAX_EXPOSED_LENGTH	NET_SPACING_TYPE	ECL	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PHYTPA0T	400 / 2	250		TRUE		PHYTPA0
PHYTPA0C	400 / 2	250		TRUE		PHYTPA0
PHYTPB0T	400 / 2	250		TRUE		PHYTPB0
PHYTPB0C	400 / 2	250		TRUE		PHYTPB0
PHYTPA0T_FL	400 / 2	250		TRUE		PHYTPA0_FL
PHYTPA0C_FL	400 / 2	250		TRUE		PHYTPA0_FL
PHYTPB0T_FL	400 / 2	250		TRUE		PHYTPB0_FL
PHYTPB0C_FL	400 / 2	250		TRUE		PHYTPB0_FL

CONSTRAINTS -- AGP, FIREWIRE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

SCALE

DRAWING NUMBER

051-6130-C

SHT

44

OF

53

REV.

ACI: C
ECS:1.0

8

7

6

5

4

3

2

1

ADCA

NET ATTRIBUTES

F11	F ACOUT	VOLTAGE=0V	MIN_LINE_WIDTH=10MIL
F12	ACOM_IN_RL	VOLTAGE=0V	MIN_LINE_WIDTH=10MIL
F13	A_COM_IN_RC	VOLTAGE=0V	MIN_LINE_WIDTH=10MIL
F14	A_COM_IN	VOLTAGE=0V	MIN_LINE_WIDTH=10MIL
F15	SPKR_STAR_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10MIL
F16	MB_IN_STAR_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10MIL
F17	LINE_STAR_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10MIL
F18	LINE_OUT_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10MIL
F19	SPKR_STAR_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10MIL
F20	DIG_STAR_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10MIL
F21	SCREAMER_AGND	VOLTAGE=0V	MIN_LINE_WIDTH=10MIL
F22	LINE_OUT_COM_STAR	VOLTAGE=0V	MIN_LINE_WIDTH=10MIL
F23	ACOUT_RL	VOLTAGE=0V	MIN_LINE_WIDTH=10MIL
F24	ACOUT_LCL	VOLTAGE=0V	MIN_LINE_WIDTH=10MIL
F25	ACOUT	VOLTAGE=0V	MIN_LINE_WIDTH=10MIL
F26	SCREAMER_RET	VOLTAGE=0V	MIN_LINE_WIDTH=10MIL
F27	SPEAKER_RET	VOLTAGE=0V	MIN_LINE_WIDTH=10MIL
F28	SCREAMER_DVDD_RET	VOLTAGE=0V	MIN_LINE_WIDTH=10MIL
F29	+AVCC_SCREAMER	VOLTAGE=5V	MIN_LINE_WIDTH=10MIL
F30	+AVCC_F_SCREAMER	VOLTAGE=5V	MIN_LINE_WIDTH=10MIL
F31	+DVDD_F_SCREAMER	VOLTAGE=5V	MIN_LINE_WIDTH=10MIL
F32	+6V_AUDIO	VOLTAGE=6V	MIN_LINE_WIDTH=10MIL
F33	+5V_MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=10MIL
F34	FILT_MIC_PWR	VOLTAGE=5V	MIN_LINE_WIDTH=10MIL
F35	MIC_PWR	VOLTAGE=5V	MIN_LINE_WIDTH=10MIL
F36	+24V_EXT	VOLTAGE=24V	MIN_LINE_WIDTH=50MIL
F37	ADAPTER_+24V	VOLTAGE=24V	MIN_LINE_WIDTH=50MIL
F38	+24V_EXT_GND	VOLTAGE=0V	MIN_LINE_WIDTH=50MIL
F39	+5V_VGADDCPWR_SLEEP_F	VOLTAGE=5V	MIN_LINE_WIDTH=10MIL
F40	+5V_VGA_FUSE	VOLTAGE=5V	MIN_LINE_WIDTH=10MIL
F41	+3V_VGA_MAIN	VOLTAGE=3V	MIN_LINE_WIDTH=10MIL
F42	+AUD3.3V	VOLTAGE=3V	MIN_LINE_WIDTH=10MIL
F43	+5V_MAIN_A	VOLTAGE=5V	MIN_LINE_WIDTH=20MIL
F44	+6V_AUDIO	VOLTAGE=6V	MIN_LINE_WIDTH=20MIL
F45	+AUD5V	VOLTAGE=5V	MIN_LINE_WIDTH=10MIL
F46	FIL2_AUD3.3V	VOLTAGE=3V	MIN_LINE_WIDTH=10MIL
F47	FIL2_DIG3.3V	VOLTAGE=3V	MIN_LINE_WIDTH=10MIL
F48	+AVDD_CPU_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=10MIL
F49	+A1VDD_CPU_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=10MIL
F50	+A2VDD_CPU_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=10MIL
F51	+A1VDD_CPU_F_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=10MIL
F52	+A2VDD_CPU_F_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=10MIL
F53	+VCORE_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=10MIL
F54	+VIO_CPU_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=10MIL
F55	+3V_MAIN	VOLTAGE=3V	MIN_LINE_WIDTH=10MIL
F56	+2.5V_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=10MIL
F57	+3V_SLEEP	VOLTAGE=3V	MIN_LINE_WIDTH=10MIL
F58	+3V_CLKGEN_AVDD_SLEEP	VOLTAGE=3V	MIN_LINE_WIDTH=10MIL
F59	+3V_CLKGEN_SLEEP	VOLTAGE=3V	MIN_LINE_WIDTH=10MIL
F60	+1.8V_PVDD_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=10MIL
F61	+1.8V_AVDD_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=10MIL
F62	+1.8V_A2VDDQ_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=10MIL
F63	ATT_CORE_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=10MIL
F64	+1.8V_LVDDR_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=10MIL
F65	+1.8V_MPVDD_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=10MIL
F66	+3V_VDDP_MAIN	VOLTAGE=3V	MIN_LINE_WIDTH=10MIL
F67	+3V_VGA_MAIN	VOLTAGE=3V	MIN_LINE_WIDTH=10MIL
F68	+3V_VDDR3_MAIN	VOLTAGE=3V	MIN_LINE_WIDTH=10MIL
F69	+2.5V_ATT_VDDR_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=10MIL

MLB STACKUP

LAYER		THICKNESS (MILS)	TRACE WIDTH (MILS)
27B3 27B4 27C3 27C4 27C6 28B3 28B8 28C4 28C8 29A5 29C2 39B8 46D7			
L1	SIGNAL(TOP)	1.560	5.0
L1-L2		3.740	
L2	GROUND1(GND)	1.170	---
L2-L3		6.500	
L3	SIGNAL(IN1)	1.170	5.0
L3-L4		6.300	
L4	SIGNAL(IN2)	1.170	5.0
L4-L5		6.500	
L5	POWER(VCC)	1.170	---
L5-L6		6.500	
L6	SIGNAL(IN3)	1.170	5.0
L6-L7		6.500	
L7	GROUND2(GND)	1.170	---
L7-L8		3.540	
L8	SIGNAL(BOTTOM)	1.560	5.0
TOTAL			---

SIGNAL TRACE IMPEDANCE OF ? OHMS

CPU ROUTES ARE ? OHMS?
AGP ROUTES ARE ? MILLS OHMS?
RAM ROUTES ARE ? OHMS?

NET ATTRIBUTES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6130-C

REV.

ACI: C
ECS:1.0

SCALE

NONE

SHT

46

OF

53

- 1) ACCORDING RADAR#2798007 - ADD AUDIO/CONTROL CONNECTOR
 - A) USE J900(NEW FOXCONN AUDIO JACK) TO REPLACE J13
 - B) ADD CONTROL CIRCUITS FOR I-POD
- 2) ACCORDING RADAR#2794270 - SCHEMATICS CHANGE-NEW BLUETOOTH CONN
 - A) USE 4PIN J100 CONN TO REPLACE J100(6PIN)
 - B) CHANGE THE USB-D CIRCUITS FOR BLUETOOTH MODULE.
- 3) ACCORDING RADAR#2805677 - CHANGES FROM EVT LAYOUT REVIEW
 - A) ADD R1300 BETWEEN J200-1 AND PAN_XIB
 - B) ADD BYPASS CAP C1100 NEAR U802 ON +3V_CLKGEN_SLEEP
 - C) MOVE RESISTORS R963, R964 AND R965 NEAR PANGEA
 - D) CHANGE C803, C804 AND C805 FORM 1.0U TO 10.0U WITH 0805 PACKAGE
 - E) ADD 4 MORE VIAS WHERE +3VCORE_SLEEP OF C800, C801, C836
 - F) ADD AN EXTRA VIA ON PIN9 OF U32 TO GROUND
 - G) MAKE THE TRACE FROM PIN2 OF D31 GO FIRST TO PIN1 OF C156, THEN TO PIN2 OF R155
 - H) MOVE R1555 CLOSER TO U1 AND L1
- 4) ACCORDING RADAR#2805288 - CHANGE TO OVERTEMP CIRCUIT
 - A) CHANGE R1206 FORM 39K TO 27K
- 5) ACCORDING RADAR#2805242 - ADD RESISTOR TO SCC RTS SIGNAL FOR TESTING PURPOSES
 - A) ADD R967 BETWEEN PIN1 OF U210 AND SCC_RTSA*
 - B) NAMED SLINK_TX_ENABLE_L ON U210 PIN1
- 6) ACCORDING RADAR#2794331 - REMOVE BLEED CIRCUIT FOR VCORE RAIL
 - A) NOSTUFF C177, R15, Q6, C20, R11, Q8

31) ACCORDING RADAR#2794329 - REMOVE BLEED CIRCUIT FOR ATI_CORE_MAIN
 A) REMOVE THE CURRENT BLEED CIRCUIT FOR ATI_CORE_MAIN
 IN THE BOTTOM LEFT CORNER ON PAGE 37

REVISION HISTORY (1)

DESCRIPTION

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



REVISION HISTORY (2)

- 32) ACCORDING RADAR#2791719 - SCHEMATIC CHANGE - REMOVE R1115
A) REMOVE R1115 BECAUSE SLEEP_L_LS IS ALREADY PULLED UP TO 5V RAIL
- 33) ACCORDING RADAR#2792071 - REMOVE UNUSED RGB SIGNALS ON PAGE 22
A) REMOVE THE UNUSED RGB SINGALS ON PAGE 22 (PIN AF22,AF23,AF24 ON M6) AND ADD NC FOR THEM
- 34) ACCORDING RADAR#2792085 - REMOVE OLD HP_DETECT SIGNALS ON PAGE 22
A) REMOVE THE COMPVID_HP_TEST AND COMPVID_HP_DETECT FROM PAGE 22 (AC20 AND AD20 ON M6)

DVT (REV:0.3)

- 1) ACCORDING RADAR#2843372 - ADD BACK FIREWIRE DIODE
A) STUFF D1506
- 2) ACCORDING RADAR#2823008 - P72 EVT UNITS PLUG IN A BUS POWERED YANO FW HARD DRIVE - SCREEN GOES DARK. POWER PROBLEM
A) CHANGE THE NET OF D1506 PIN1 FROM +28V_PWRBUS_SW TO CHRГ_OUT AND NOSTUFF D1506
B) CHANGE C160 FROM 0.01UF TO 0.1UF
- 3) ACCORDING RADAR#2838736 - SCHEMATIC CHANGE - 700 MHZ AND 1.5V
A) CHANGE BOM TABLE OF CPU FROM 750MHZ TO 700MHZ
B) REMOVE THE BOM OPTION ON R825
C) CHANGE 600MHZ CPU VCORE TO 1.5V
- 4) ACCORDING RADAR#2840812 - CHANGE ALL MCLK LINES TO USE 0 OHM SEIES TERMINATION RESISTORS
A) CHANGE R841,R843,R847 TO 0 OHM
- 5) ACCORDING RADAR#2831933 - P72 PLL RANGE CONFIGURATIONS
A) ALL CONFGS SHOULD NOW HAVE THE "MID" PLL RANGE OPTIONS (NO POWERSTEP)
B) ADD "MID OR HIGH RANGE NO PWRSTEP" AND "LOW OR MID PLL RANGE" ROW FOR P72 GOOD CONFIG
C) REMOVE "LOW PLL RANGE" ROW UNDER THE P72 CONFIGURATION
- 6) ACCORDING RADAR#2830139 - P72 IMPLEMENT POWERPLAY ON M6 ON P72
A) CHANGE C1505 TO 680P AND ADD C1521 1000P
- 7) ACCORDING RADAR#2831140 - P72 SCHEMAITC REVIEW ACTION ITEMS
- 8) ACCORDING RADAR#2824938 - REQUIRED WAKEUP PULSE ON P72 HEADPHONE JACK TAKES TOO LONG (H/W)
A) CHANGE C1210 WITH 0.047UF CAP AND PACKAGE FROM 0805 TO 0603
- 9) ACCORDING RADAR#2829465 - AUDIO FIX - Q900
A) PIN 2 AND 3 OF Q900 ARE REVERSED. PIN2 SHOULD CONNECT TO GROUND.
- 10) ACCORDING RADAR#2820867 - TBEN DIVIDE-BY-THREE SCHEMATIC REPAIR
A) CHANGE NET OF U802 PIN1 AND PIN15 FORM +3V_CLKGEN_SLEEP TO CPU_VCORE_HI_OC
- 11) ACCORDING RADAR#2825538 - KEYBOARD CHORD RESET OF PMU BOOTS
A) CHANGE NET OF U800 PIN5 FROM FN_KEY_L TO OPTION_KEY_L
B) NOSTUFF R19
C) CHANGE R1554 FROM 1K(113S1103) TO 10K(113S1104)
- 12) ACCORDING RADAR#2828251 - PMU IIC PULLUPS WRONG AT EVT
A) ADD R1120 10K RESISTOR BETWEEN +3V_SLEEP AND THE SIGNAL PMU_IIC_DAT
B) ADD R1121 10K RESISTOR BETWEEN +3V_SLEEP AND THE SIGNAL PMU_IIC_CLK
C) CHANGE THE VOLTAGE ON R1118-2 FROM +3_3V_PMU TO +3V_CLKGEN_SLEEP
D) CHANGE THE VOLTAGE ON R1119-2 FROM +3_3V_PMU TO +3V_CLKGEN_SLEEP
- 13) ACCORDING RADAR#2829528 - UPDATE NO PWRSTEP BOM OPTION FOR NEW PLL RANGE BITS
A) ADD R1122 10K (BETWEEN Q806 PIN2 AND PIN3) WITH "MID OR HIGH RANGE NO PWRSTEP"
B) ADD R1123 4.7K (BETWEEN Q807 PIN2 AND PIN3) WITH "HIGH PLL RANGE NO PWRSTEP"
C) CHANGE Q806 BOM OPTION TO "MID OR HIGH RANGE PWRSTEP"
D) CHANGE Q807 BOM OPTION TO "HIGH PLL RANGE PWRSTEP"
E) DELETE TWO ROWS ON PAGE 1 - "MID RANGE PLL" AND "MID OR HIGH RANGE PLL"
F) ADD 4 ROWS ON PAGE 1 - "MID OR HIGH RANGE NO PWRSTEP", "HIGH PLL NO PWRSTEP", "MID OR HIGH RANGE PWRSTEP", "HIGH PLL RANGE PWRSTEP"
- 14) ACCORDING RADAR#2830159 - FAST CHARGE FOR ALL SYSTEM CONFGS
A) CHANGE ALL SYSTEM CONFGS TO USE THE FAST_CHRG OPTION ON PAGE 1
- 15) ACCORDING RADAR#2841691 - SERIAL LINE REMAINSAT INTERMEDIATE LEVEL
A) CHANGE R959 FORM 100K(113S1105) TO 470K (113S1475)
B) CHANGE C1210 FROM 0.047UF (132S4743) TO 0.01UF (132S1045)

DVT2 (REV:0.4)

- 1) ACCORDING RADAR#2855154 - SNAPPER AUDIO CHIP NEEDS SEPARATE RESET
A) ADD Q901,Q902 (2N7002) AND R1031 (100K,5%)
B) CHANGE NET NAME OF U300 PIN6 FROM IO_RESET_L TO TAS_RESET_L
- 2) ACCORDING RADAR#2856224 - SCHEMATIC CHANGE - ARTRY PULL UP
A) DISCONNECT ARTRY* FROM RP101
B) PULL UP ARTRY* WITH 1K RESISTOR (R1032) TO +VIO_CPU_SLEEP
- 3) ACCORDING RADAR#2856231 - MORE BYPASS CAPACITORS ON SAHARA
A) ADD C980,C981(10U 0805) FOR +VCORE_SLEEP
- 4) ACCORDING RADAR#2862722 - INCREASE BANDWIDTH OF MICROPHONE AMPLIFIER
A) CHANGE C1017 FROM 0.022UF TO 0.047UF
B) CHANGE C1021 FROM 150P TO 47P
C) CHANGE C1022 FROM 0.047UF TO 0.1UF
D) CHANGE R1019 FROM 36K TO 10K

- 5) ACCORDING RADAR#2831587 - P72 EVT : POP HEARD WHEN PLUG HEADPHONES INTO ANALOG LINE OUT
A) CHANGE R139 FROM 100K TO 470K
- 6) ACCORDING RADAR#2862391 - CHANGE NAME OF BOM OPTION
A) CHANGE R1123 BOM OPTION TO "HIGH PLL RANGE NO PWRSTEP"
B) CHANGE PAGE 1 BOM TABEL FROM "HIGH PLL RANGE NO PWRSTEP" TO "HIGH_PLL_RANGE_NO_PWRSTEP"
- 7) ACCORDING RADAR#2865479 - CHANGE CPU VCORE SETTING (LOW SETTING AND VOLTAGE POSITIONING) FOR P72 GOOD CONFIGURATION
A) CHANGE R1531 FROM 1K TO 100K
B) CHANGE R1535 FROM 100K TO 1K
C) DELETE R1542 AND R1543
D) ADD A 0 OHM RESISTOR R1560

PVT (REV: A)

- 1) ACCORDING RADAR#2868519 - SOUND LEVEL RESETS TO LOW - UPDATE FOR PVT
B) ADD A NAND GATE 74LVC1G32 FOR AUDIO RESET CIRCUIT
- 2) ACCORDING RADAR#2874422 - FIREWIRE DEAD ON P25 AND P92 DVT
A) ADD TWO QUAD DIODE FOR PHYTPA0T,PHYTPA0C,PHYTPB0T,PHYTPB0C
- 3) ACCORDING RADAR#2878614 - P72/P73 POPS FROM INTERNAL SPEAKERS POST AUDIO REWORK
A) NOSTUFF D100 AND D101
B) CHANGE C1026 AND C1027 FROM 0.047UF TO 0.1UF
- 4) ACCORDING RADAR#2882917 - FIREWIRE AND BATTERY CHARGING PROTECTION
A) STUFF DZ8 AND DZ9
B) CHANGE VALUE OF C467 TO 0.1UF

PVT (REV: A)

- 1) ACCORDING RADAR#2890158 - P72 DEPLETED BATTERY MAY NOT CHARGE IN SYSTEM
A) CHANGE R518 AND R538 FROM 100K TO 93.1K

PVT2 (REV: A)

- 1) ACCORDING RADAR#2910360 - MATCH P72 SPEAKER AMP TO P92
A) CHANGE C397 AND C402 FROM 0.01UF(132S1045) TO 0.047UF(132S4743)
B) CHANGE R424 AND R431 FROM 27K(113S1274) TO 20.5K(110S2054)
C) CHANGE R428 AND R423 FROM 47K(113S1474) TO 36K(113S1364)
- 2) ACCORDING RADAR#2917330 - ADD BOOTBANGER BOARD TO P72/73
A) ADD OASIS AND MIRAGE OPTIONS TO THE BOM OPTION TABLE AT PAGE 1
B) CHANGE THE BOM OPTION OF J19 FROM NONPRODUCTION TO OMIT AT PAGE 15
C) ADD OMIT BOM OPTION TO R1531 AND R1535 AT PAGE 38.

RAMP (REV: B)

- 1) ACCORDING RADAR#2917330 - ADD BOOTBANGER BOARD TO P72/P73
A) PAGE 38: CHANGE CPU VCORE SETTING TO 1.2V/1.5V
B) PAGE 14: ADD MIRAGE BOMOPTION TO R268
C) PAGE 15: ADD MIRAGE BOMOPTION TO R274
- 2) ACCORDING RADAR#2933296 - DIFFERENT CPU ACI P/N AND UPDATE SCH VERSION
A) PAGE 1 : ADD OASIS AND MIRAGE BOMOPTIONS FOR P72/P73
B) PAGE 3 : ADD MIRAGE CPU ACI P/N
C) CHANGE SCHEMATICS VERSION TO B
- 3) ACCORDING RADAR#2933252 - CHNAGE THE FAN FET TO A STRONGER PART
A) PAGE 35: CHANGE Q1001 FROM 2N7002 TO SI2302DS(372S0027)

RAMP (REV: C)

- 1) ACCORDING RADAR#2942313 - MORE POST-RAMP SCHEMATIC MODIFICATIONS
A) PAGE 19: STUFF FIREWIRE PROTECTION DIODES DZ8 AND DZ9
B) PAGE 16: CHANGE J2 ACI P/N TO 516S0002
C) UPDATE SCHEMATICS VERSION TO REV.C
- 2) ACCORDING RADAR#2945017 - F3 BOOTROM
A) PAGE 20: CHANGE BOOTROM ACI P/N TO 341S1036

REVISION HISTORY (2)

DESCRIPTION:
ENGINEERING RELEASE P72/P73 MLB & SCHEMATIC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6130-C	ACI: C ECS:1.C
SCALE	SHT	OF
NONE	48	53

