

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

DATE

ENG APPD

DATE

A

285476

PRODUCTION RELEASED

07/28/03

?

PAGE

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

CONTENTS

TITLE PAGE AND CONTENTS

SYSTEM BLOCK DIAGRAM

POWER BLOCK DIAGRAM

PCB NOTES AND HOLES

MPC7450 MAXBUS INTERFACE

MPC7450 DATA

CPU PLL AND CONFIGURATION STRAPS

INTREPID MAXBUS AND BOOT STRAPS

INTREPID MEMORY INTERFACE / BOOT ROM

DDR MEMORY MUXES

200PIN DDR MEMORY SODIMM CONNECTORS

INTREPID AGP 4X/PCI

INTREPID ENET/FW/UATA/EIDE INTERFACES

INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG

INTREPID POWER RAILS

INTREPID DECOUPLING

CARDBUS CONTROLLER (PCI1510)

M10 AGP & CLOCKS

M10 LVDS/TMDS/VGA/GPIO & GPU VCORE

SIL1162 TMDS TRANSMITTER

M10 ANALOG, POWER, GND

PAGE

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41-42

43-44

CONTENTS

VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS

LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON

INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH

FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)

USB 2.0

MARVELL GIGABIT ETHERNET PHY

FIREWIRE A/B PHY

FIREWIRE A/B CONNECTORS, PORT POWER LIMITER

PMU (POWER MANAGEMENT UNIT)

BATTERY CHARGER AND CONNECTOR

12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY

3.3V / 5V SYSTEM POWER SUPPLIES

CPU CORE VOLTAGE POWER SUPPLY

1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES

SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK

SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF

SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS

FUNCTIONAL TEST POINTS

REVISION HISTORY (1 OF 1)

SIGNAL NAMES

COMPONENT LOCATIONS

SCHEM, MLB, PB17"

08/05/2003

BOM OPTIONS

STUFF

NO STUFF

D3_HOT

✓

D3_COLD

✓

GPU_SS

✓

GPU_SWITCH

✓

SERIAL_DEBUG

✓

VCORE_OFFSET

✓

1_8V_MAXBUS

✓

1_5V_MAXBUS

✓

NEC_USB

✓

INTREPID_USB

✓

BBANG

✓

NO_BBANG

✓

ATI_MEMIO_HI

✓

ATI_MEMIO_LO

✓

SSCG

✓

NO_SSCG

✓

5V_HD_LOGIC

✓

3V_HD_LOGIC

✓

EXT_TMDS

✓

INT_TMDS

✓

NO_4XVCORE

✓

PART#

QTY

DESCRIPTION

REFERENCE DESIGNATOR(S)

BOM OPTION

051-6459

1

SCHEM, MLB, PB17 INCH

SCH1

820-1524

1

PCBF, MLB, PB17 INCH

PCB1

DIMENSIONS ARE IN MILLIMETERS

XX ±

X.XX ±

X.XXX ±

ANGLES °

DO NOT SCALE DRAWING

THIRD ANGLE PROJECTION

METRIC

DRAFTER

ENG APPD

QA APPD

RELEASE

DESIGN CK

MFG APPD

DESIGNER

SCALE

MATERIAL/FINISH NOTED AS APPLICABLE

SIZE D

Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE

SCHEM, MLB, PB17 INCH

DRAWING NUMBER

401258

REV. AA

SHT 1 OF 44

8

7

6


5


4


3


2

1










APOLLO 7


MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY) 167MHZ 133MHZ		CPU_PLL_CFG		
	(MHZ)		4 E	0123 ABCD	HEX
0.0X	PLL OFF		0	1111	0F
1.0X	PLL BYPASS		0	0011	03
2.0X	333	267	0	0100	04
3.0X	500	400	0	1000	08
4.0X	667	533	0	1010	0A
5.0X	833	667	0	1011	0B
5.5X	917	733	0	1001	09
6.0X	1000	800	0	1101	0D
6.5X	1083	867	0	0101	05
7.0X	1167	933	0	0010	02
7.5X	1250	1000	0	0001	01
8.0X	1333	1067	0	1100	0C
8.5X	1417	1133	0	0110	06
9.0X	1500	1200	1	0111	17
9.5X	1583	1267	0	0111	07
10.0X	1667	1333	1	1010	1A
10.5X	1750	1400	1	1000	18
11.0X	1833	1467	1	1001	19
11.5X	1917	1533	0	0000	00
12.0X	2000	1600	1	1011	1B
12.5X	2083	1667	1	1111	1F
13.0X	2167	1733	1	0101	15
13.5X	2250	1800	0	1110	0E
14.0X	2333	1867	1	1100	1C
15.0X	2500	2000	1	0001	11
16.0X	2667	2133	1	1101	1D
17.0X	2833	2267	1	0000	10
18.0X	3000	2400	1	0010	12
20.0X	3333	2667	1	0011	13
21.0X	3500	2800	1	0100	14
24.0X	4000	3200	1	0110	16
28.0X	4667	3733	1	1110	1E

CPU PLL CONFIG CIRCUITRY




CPU CONFIGURATION

MAXBUS VSEL



BUSTYPE SELECT



APOLLO ONLY SUPPORTS MAXBUS

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE COMPUTER INC.


SIZE D	DRAWING NUMBER 401258	REV. AA
SCALE NONE	SHT 7 OF 44	













USB PORT ASSIGNMENTS


PORT A - RIGHT USB 1



PORT B - UNUSED




PORT C - LEFT USB




PORT D - UNUSED

PORT E - BLUETOOTH



PORT F - MODEM



HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

INT - USB/GPIOS/I2S


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
SCALE	SHT		14 OF 44
	NONE		

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES, METAL FILM, 10 K OHM, 5, 1/16W, 0402, SM	R100	NO_SSCG

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
19750004	19750035		Y1	ALT FOR SIWARD



Intrepid Power


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0133	1	IC, ATI, M10, NO HEATSPREADER	U44	CRITICAL	?

D

C

B




A

D

C

B

A




M10 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I I NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIL1162 DVI TRANSMITTER



NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.		SIZE D	DRAWING NUMBER 401258	REV. AA
SCALE NONE		SHT 20	OF 44	




ANALOG FILTERING PLACE CLOSE TO CONNECTOR

D

C



TMDS FILTERING PLACE CLOSE TO CONNECTOR




S-VIDEO/COMP OUT INTERFACE

Place GND shorts at graphics controller


B

A



Place GND shorts at graphics controller

EXTERNAL VIDEO (DVI) INTERFACE


NOTE: Pulldown for DVI_HPD provided by DVI power switch interface
NOTE: DVI_HPD SHARES Q68 WITH ALS BECAUSE OF BOARD REAL ESTATE

LCD INTERFACE

LVDS INTERFACE

100K pull-ups are for no-panel case (development)
Panel has 2K pull-ups

LCD POWER SWITCHES




DVI POWER SWITCH

Power key detect path when system is shutdown or asleep...
DVC CLK is isolated from NV17M DURING SHUTDOWN. When power key on remote device is pressed, 5V will be driven into DVC CLK. Since host rails will be low, TP6610 will turn on, driving SOFT_PWR_ON L low. As host rails rise, TP6610 will turn off, as will remote device path into DVC CLK. Isolation will be disabled as well.Power key detect path when system is running...
HPD normally driven to 3.3V. When power key on remote device pressed, HPD will be driven to comparator enabled by RV17MAP GPIO.

NEED PULL-DOWN BECAUSE THIS SIGNAL IS TRISTATED INITIALLY

INVERTER INTERFACE




VIDEO CONNECTORS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.			SIZE	DRAWING NUMBER	REV.
D			401258	AA	
SCALE			SHT	22	44
NONE					


MLB - ALS SENSOR




LMU




BOOT BANGER E2PROM




SLEEP LED



SPIDEY FLEX




KEYBOARD PULLUPS




BOOT BANGING SIGNAL DEFINITION
1/ BBANG_HRESET_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
2/ PMU_HRESET_L (3V INPUT INTO LMU)
3/ BBANG_JTAG_TCK (REGULAR OUTPUT)
4/ JTAG_CPU_TMS (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
5/ JTAG_CPU_TDI (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
6/ JTAG_CPU_TRST_L (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)

LMU PULL-DOWNS



KB LED DRIVER



LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D



3V3_SLEEP

CRITICAL

J20
QTS10806-L111
F-ST-SM1

84 81

MAIN RESET L

RF_DISABLE L SPN

AIRPORT_PCI_REQ L

PCI_AD<31>

PCI_AD<29>

PCI_AD<27>

PCI_AD<25>

PCI_CBE<3>

PCI_AD<23>

PCI_AD<21>

PCI_AD<19>

PCI_AD<17>

PCI_CBE<2>

PCI_TRDY L

AIRPORT_CLKRUN L

PCI_CBE<1>

PCI_AD<14>

PCI_AD<12>

PCI_AD<10>

ROM_RW L

PCI_AD<8>

PCI_AD<7>

PCI_AD<5>

ROM_ONBOARD_CS L

PCI_AD<3>

PCI_AD<1>

ROM_CS L

CLK33M_AIRPORT

AIRPORT_PCI_GNT L

AIRPORT_PME L TP

AIRPORT_PCI_INT L

PCI_AD<30>

PCI_AD<28>

PCI_AD<26>

PCI_AD<24>

AIRPORT_IDSEL

PCI_AD<22>

PCI_AD<20>

PCI_PAR

PCI_AD<18>

PCI_AD<16>

PCI_FRAME L

PCI_TRDY L

PCI_STOP L

PCI_DEVSEL

PCI_AD<15>

PCI_AD<13>

PCI_AD<11>

PCI_AD<9>

PCI_CBE<0>

ROM_OE L

PCI_AD<6>

PCI_AD<4>

PCI_AD<2>

PCI_AD<0>

R730¹
10K
5%
1/16W
MF
4922

The diagram illustrates a 16-bit parallel bus system. It consists of 16 data lines and 3 address lines. Each line is terminated with a 5% 1/16W SM1 resistor. The bus is connected to a 5V supply and ground. The diagram shows the physical layout of the bus lines and the placement of the termination resistors.

Line Label	Termination Resistor Value	Resistor Placement (Pin 1, Pin 2)
HD_DATA<11>	5% 1/16W SM1	Pin 4, Pin 5
HD_DATA<3>	5% 1/16W SM1	Pin 2, Pin 7
HD_DATA<1>	5% 1/16W SM1	Pin 1, Pin 8
HD_DATA<2>	5% 1/16W SM1	Pin 3, Pin 6
HD_DATA<0>	5% 1/16W SM1	Pin 1, Pin 8
HD_DATA<7>	5% 1/16W SM1	Pin 4, Pin 5
HD_DATA<5>	5% 1/16W SM1	Pin 3, Pin 6
HD_DATA<4>	5% 1/16W SM1	Pin 2, Pin 7
HD_DATA<6>	5% 1/16W SM1	Pin 1, Pin 8
HD_DATA<8>	5% 1/16W SM1	Pin 2, Pin 7
HD_DATA<9>	5% 1/16W SM1	Pin 4, Pin 5
HD_DATA<10>	5% 1/16W SM1	Pin 3, Pin 6
HD_DATA<14>	5% 1/16W SM1	Pin 2, Pin 7
HD_ADDR<0>	5% 1/16W SM1	Pin 3, Pin 6
HD_CS0_L	5% 1/16W SM1	Pin 2, Pin 7
HD_ADDR<1>	5% 1/16W SM1	Pin 1, Pin 8
HD_DATA<15>	5% 1/16W SM1	Pin 4, Pin 5
HD_DATA<13>	5% 1/16W SM1	Pin 4, Pin 5
HD_DATA<12>	5% 1/16W SM1	Pin 1, Pin 8
HD_ADDR<2>	5% 1/16W SM1	Pin 3, Pin 6
HD_CS1_L	5% 1/16W SM1	Pin 2, Pin 1

The schematic diagram illustrates the HDIOCHRDY pull-up circuit. It features a +3V_SLEEP supply connected to a network of resistors and capacitors. The circuit includes resistors R63, R61, R68, R93, R74, R35, R94, and R61, all with a value of 10K. Capacitors C86 and C87 are 10PF capacitors. The circuit is connected to the HDIOCHRDY signal line, which is also connected to the HDIOCHRDY pin of the HDIOCHRDY component.



C

CRITICAL

J3
54550-1490
F-RT-SH

15

1
2
3
4
5
6
7
8
9
10
11
12
13
14
16

39 37 14 BT_USB_DP

39 37 14 BT_USB_DM

39 37 26 LEFT_USB_DP

39 37 26 LEFT_USB_DM

39 26 NEC_LEFT_USB_PwREN

39 23 SUTRO_ALS_OUT

39 26 NEC_LEFT_USB_OVERCURRENT

39 23 SUTRO_ALS_GAIN_SW

+5V_MAIN

+3V_MAIN

1R71
15K
5%
1/16W
WF
2482

1R64
15K
5%
1/16W
WF
2482

Ground

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
	SCALE	SHT	
	NONE	24 OF 44	

APPLE COMPUTER INC.

D 101859

SCALE	SHT
-------	-----


NONE


--	--	--	--

24^{OF}

24

IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V





Ethernet routing priority:
1. Decoupling caps
2. TX SERIES TERMINATION - LOCATE NEAR LINK
3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

PLACE CLOSE TO ETHERNET CONNECTOR

NO STUFF

R438

CHGND1

CRITICAL

J17

RJ45 RT-TH

Short shielded RJ-45

CHGND1

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDD0	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000


CONFIG INPUTS			
PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S9703	197S9037	ALTERNATE	Y3	
197S9603	197S9037	ALTERNATE	Y3	ALT FOR SIWARD

APPLE COMPUTER INC.		SIZE	DRAWING NUMBER	REV.
		D	401258	AA
		SCALE	SHT	27 OF 44
		NONE		



PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC

STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	LTC4210_ON
SHUTDOWN (AC)	1	0	0	1	OFF
SLEEP (AC)	1	0	1	1	ON
RUN (AC)	0	1	1	1	ON
SHUTDOWN (BATT)	1	0	0	0	OFF
SLEEP (BATT)	1	0	1	0	OFF
RUN (BATT)	0	1	1	0	ON
	2.99V	+3V_PMU	+4.6V_BU	+3V_PMU	

PORT 0
514S0059
FIREWIRE B - BILINGUAL


OUTPUT

INPUT

AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)

BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING AND CONNECTION DETECTION CURRENTS PER 1394B V1.33

FIREWIRE A
PORT 1
514-0057




FIREWIRE PORTS


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	401258	AA
SCALE	SHT	OF
NONE	29	44



UNDERVOLTAGE RESET CIRCUIT




PMU KEYBOARD RESET CIRCUIT




Q11 ADAPTER DETECTION SCHEME

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V-2.066V	1.65V-2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V-2.661V	2.31V-2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V-0.663V	0.33V-0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V-3.28V	2.97V-3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC, PMU, V81B	U33	



A29 DETECT CIRCUIT



PMU


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



8 7 6 5 4 3 2 1

DC POWER INPUT
(POWER JACK, ETC. ON SEPARATE BOARD)
CRITICAL
J18
87438-0833
M-RT-SM

DC INRUSH LIMITER
PLACE U23 NEXT TO R460
U23 SENSE VOLTAGE DROP ACROSS R460

1MSEC INTEGRATION TIME

BATTERY SWITCH-OVER CIRCUIT

SWITCHER VOLTAGE CONTROL
PMU SELECTS BETWEEN TWO VOLTAGES

SWITCHER CURRENT CONTROL
CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V
CHARGE THROTTLED BY LOW BATTERY VOLTAGE


BATTERY CHARGER

BATTERY CONNECTOR


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D 401258 REV. AA
SCALE NONE SHEET 31 OF 44

APPLE COMPUTER INC.



3.3V/5V MAIN SUPPLY




THERE'S NO 10UF INPUT CAP
BECAUSE Q21 IS PLACED AT
OUTPUT OF +3V_MAIN SWITCHER

PMU_POWER_UP_L	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4.6V_BU	+3V_PMU	VOLTAGE

+5V_SLEEP LOADS

- 1) OPTICAL DRIVE
- 2) DVI
- 3) TRACKPAD
- 4) FANS
- 5) FIREWIRE PHY

SLEEP LEVEL SHIFTER (3V -> 5V)



+3V_SLEEP LOADS

- 1) CPU PLL Config Control
- 2) INTREPID - IIC AND CPU PULL-UPS
- 3) MAP31 - 3V RAIL (IF USING D3COLD)
- 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
- 5) LVDS DDC PULL-UPS
- 6) DVI LEVEL SHIFTERS & PULL-UPS & HPD
- 7) SOUND BOARD
- 8) BOOT BANGER
- 9) HARD DRIVE (IF USING 3V LOGIC)
- 10) WIRELESS (IF POWERING OFF IN SLEEP)
- 11) PMU - IIC Pull-ups
- 12) PCI PULL-UPS

3.3V/5V REGULATOR


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



1.5V/2.5V SWITCHER

+1.5V_MAIN LOADS

- 1) INTREPID CORE
- 2) AGP I/O IF USING D3HOT

+1.5V_SLEEP LOADS

- 1) AGP I/O - IF USING D3COLD
- 2) MAXBUS I/O - IF 1.5V INTERFACE

+2.5V_SLEEP LOADS

- 1) FBCORE/FBIO IF USING D3COLD
- 2) INTREPID MEMORY I/O

+2.5V_MAIN LOADS

- 1) MAP31 - FBCORE/FBIO IF USING D3HOT
- 2) GIGABIT ETHERNET - AVDDL
- 3) DDR SODIMMS - CORE/IO
- 4) DDR MUXES
- 5) CLOCK SLEWING I/O
- 6) PCI1510 CORE

1.8V SWITCHER

+1.8V_MAIN LOADS

- 1) INTREPID PLLS

+1.8V_SLEEP LOADS

- 1) MPC7450 - MAXBUS I/O - IF 1.8V INTERFACE
- 2) CPU JTAG & MaxBus Pull-ups
- 3) CPU PLL Config Straps
- 4) OPTIONAL VIDEO MEMORY (M10 PRO ONLY)

1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	401258	AA
SCALE	SHT	
NONE	35	44

8		7		6		5		4		3		2		1		
D	DIGITAL SIGNALS	GROUP	SIG_NAME		MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM						
		MAXBUS	CPU_AACK_L				250.0000	10 MIL SPACING								
			CPU_ADDR<0...31>	5		250				83 MHZ						
			CPU_ARTRY_L			250.0000	10 MIL SPACING									
			CPU_BG_L			250.0000	10 MIL SPACING									
			CPU_BR_L			250.0000	10 MIL SPACING									
			CPU_CI_L	5		250.0000										
			CPU_DATA<0...31>	5		250				83 MHZ						
			CPU_DATA<32...63>	5		250				83 MHZ						
			CPU_DBG_L	5		250.0000	10 MIL SPACING									
CPU_DTI<0...2>	5			250												
CPU_DRDY_L_UF					10 MIL SPACING											
CPU_DRDY_L				250.0000	10 MIL SPACING											
CPU_GBL_L	5			250.0000												
CPU_HIT_L				250.0000	10 MIL SPACING											
CPU_QACK_L	5			250.0000	10 MIL SPACING											
CPU_QREQ_L				250.0000	10 MIL SPACING											
CPU_TA_L				250.0000	10 MIL SPACING											
CPU_TBST_L	5			250.0000	10 MIL SPACING											
CPU_TEA_L				250.0000												
CPU_TS_L				250.0000	10 MIL SPACING											
CPU_TSIZ<0...2>	5		250													
CPU_TT<0...4>	5		250													
CPU_WT_L	5		250.0000													
C	DIGITAL SIGNALS	GROUP 0	MEM_DATA<7...0>	4		200				167 MHZ						
		RAM_DATA_A<7...0>	4		200				167 MHZ							
		RAM_DATA_B<7...0>	4		200				167 MHZ							
		MEM_DQS<0>	TOTAL LENGTH CONTROLLED BY SPREADSHEET													
		RAM_DQS_A<0>	4		200											
		RAM_DQS_B<0>	4		200											
		MEM_DQM<0>	4		200											
		RAM_DQM_A<0>	4		200											
		RAM_DQM_B<0>	4		200											
		MEM_DATA<15...8>	4		200				167 MHZ							
B	DIGITAL SIGNALS	GROUP 1	RAM_DATA_A<15...8>	4		200				167 MHZ						
		RAM_DATA_B<15...8>	4		200				167 MHZ							
		MEM_DQS<1>	TOTAL LENGTH CONTROLLED BY SPREADSHEET													
		RAM_DQS_A<1>	4		200											
		RAM_DQS_B<1>	4		200											
		MEM_DQM<1>	4		200											
		RAM_DQM_A<1>	4		200											
		RAM_DQM_B<1>	4		200											
		MEM_DATA<31...16>	4		200				167 MHZ							
		RAM_DATA_A<31...16>	4		200				167 MHZ							
A	DIGITAL SIGNALS	GROUP 2/3	RAM_DATA_B<31...16>	4		200				167 MHZ						
		MEM_DQS<3...2>	TOTAL LENGTH CONTROLLED BY SPREADSHEET													
		RAM_DQS_A<3...2>	4		200				167 MHZ							
		RAM_DQS_B<3...2>	4		200				167 MHZ							
		MEM_DQM<3...2>	4		200				167 MHZ							
		RAM_DQM_A<3...2>	4		200				167 MHZ							
		RAM_DQM_B<3...2>	4		200				167 MHZ							
		MEM_DATA<47...32>	4		200				167 MHZ							
		RAM_DATA_A<47...32>	4		200				167 MHZ							
		RAM_DATA_B<47...32>	4		200				167 MHZ							
A	DIGITAL SIGNALS	GROUP 4/5	MEM_DQS<5...4>	TOTAL LENGTH CONTROLLED BY SPREADSHEET												
		RAM_DQS_A<5...4>	4		200				167 MHZ							
		RAM_DQS_B<5...4>	4		200				167 MHZ							
		MEM_DQM<5...4>	4		200				167 MHZ							
		RAM_DQM_A<5...4>	4		200				167 MHZ							
		RAM_DQM_B<5...4>	4		200				167 MHZ							
		MEM_DATA<55...48>	4		200				167 MHZ							
		RAM_DATA_A<55...48>	4		200				167 MHZ							
		RAM_DATA_B<55...48>	4		200				167 MHZ							
		MEM_DQS<6>	TOTAL LENGTH CONTROLLED BY SPREADSHEET													
A	DIGITAL SIGNALS	GROUP 6	RAM_DQS_A<6>	4		200				167 MHZ						
		RAM_DQS_B<6>	4		200				167 MHZ							
		MEM_DQM<6>	4		200				167 MHZ							
		RAM_DQM_A<6>	4		200				167 MHZ							
		RAM_DQM_B<6>	4		200				167 MHZ							
		MEM_DATA<63...56>	4		200				167 MHZ							
		RAM_DATA_A<63...56>	4		200				167 MHZ							
		RAM_DATA_B<63...56>	4		200				167 MHZ							
		MEM_DQS<7>	TOTAL LENGTH CONTROLLED BY SPREADSHEET													
		RAM_DQS_A<7>			200											
A	DIGITAL SIGNALS	GROUP 7	RAM_DQS_B<7>			200										
		MEM_DQM<7>	4		200				167 MHZ							
		RAM_DQM_A<7>	4		200				167 MHZ							
		RAM_DQM_B<7>	4		200				167 MHZ							
		MEM_ADDR<12...0>	4						83 MHZ							
		RAM_ADDR<12...0>	6		200											
		MEM_BA<1...0>	4													
		RAM_BA<1...0>	6		200											
		MEM_CS_L<3...0>	4													
		RAM_CS_L<3...0>	6		200											
A	DIGITAL SIGNALS	CONTROL	MEM_CKE<3...0>	4												
		RAM_CKE<3...0>	6		200											
		MEM_RAS_L	4													
		RAM_RAS_L			200.0000											
		MEM_CAS_L	4													
		RAM_CAS_L			200.0000											
		MEM_WE_L	4													
		RAM_WE_L			200.0000											
		MEM_MUXSEL_H<1...0>	3													
		MEM_MUXSEL_L<1...0>	3													
A	DIGITAL SIGNALS	CONTROL	RAM_MUXSEL_H	5												
		RAM_MUXSEL_L	5													
		SIGNAL CONSTRAINTS - PAGE 1														
		NOTICE OF PROPRIETARY PROPERTY														
		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING														
		I TO MAINTAIN THE DOCUMENT IN CONFIDENCE														
		II NOT TO REPRODUCE OR COPY IT														
		III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART														
		SIZE DRAWING NUMBER REV.														
		D 401258 AA														
SCALE SHT 36 44																
APPLE COMPUTER INC.																

8				7				6				5				4				3				2				1				
Digital Signals (cont'd)																Differential Signals																
				GROUP	SIG_NAME	DELAY_RULE	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM					GROUP	SIG_NAME	DIFFERENTIAL_PAIR		MAX_EXPOSED_LENGTH	NET_SPACING_TYPE	MAX_VIAS									
D				AGP	AGP_AD<15..0>		5	100				66 MHZ	12	18		ETHERNET	MDI M<0>	ENET_MD10														
					AGP_CBE<1..0>		5	100				66 MHZ	12	18			MDI P<0>	ENET_MD10														
				AGP BYTES 0-1	AGP_AD_STB<0>		4	100		8 MIL SPACING			12	18			MDI M<1>	ENET_MD11														
					AGP_AD_STB L<0>		4	100		8 MIL SPACING			12	18			MDI P<1>	ENET_MD11														
				AGP BYTES 2-3	AGP_AD<31..16>		5	100				66 MHZ	12	18			MDI M<2>	ENET_MD12														
					AGP_CBE<3..2>		5	100				66 MHZ	12	18			MDI P<2>	ENET_MD12														
				AGP SIDE BAND	AGP_AD_STB<1>		4	100		8 MIL SPACING			12	18			MDI M<3>	ENET_MD13														
					AGP_SB_A<7..0>		5	100				66 MHZ	12	18			MDI P<3>	ENET_MD13														
				AGP CONTROL	AGP_SB_STB			100.0000		8 MIL SPACING			12	18			RJ45_DN<0>	RJ45_DP0														
					AGP_SB_STB L		4	100.0000		8 MIL SPACING			12	18			RJ45_DP<0>	RJ45_DP0														
					AGP_FRAME L			250.0000					12	18			RJ45_DN<1>	RJ45_DP1														
					AGP_TRDY L		6	250.0000					12	18			RJ45_DP<1>	RJ45_DP1														
					AGP_DEVSEL L			250.0000					12	18			RJ45_DN<2>	RJ45_DP2														
					AGP_STOP L		6	250.0000					12	18			RJ45_DP<2>	RJ45_DP2														
					AGP_PAR		6	250.0000					12	18			RJ45_DN<3>	RJ45_DP3														
					AGP_REQ L			285.0000					12	18			RJ45_DP<3>	RJ45_DP3														
					AGP_GNT L			250.0000					12	18			FW_TPA0N	FW_TPA0														
					AGP_RBF L			250.0000					12	18			FW_TPA0P	FW_TPA0														
				DVO	GPU_DVOD<0..11>		5	250					12	18			FW_TPB0N	FW_TPB0														
					GPU_DVO_HSYNC								19	20			FW_TPB0P	FW_TPB0														
					GPU_DVO_VSYNC								19	20			FW_TPI0N	FW_TPI0														
																	FW_TPI0P	FW_TPI0														
				PCI	PCI_AD<31..0>							33 MHZ	9	12	17	24	26	39														
					PCI_CBE<3..0>							33 MHZ	12	17	24	26	39															
					PCI_FRAME L					MIN_DAI5Y_CHAIN			12	17	24	26	39															
					PCI_TRDY L					MIN_DAI5Y_CHAIN			12	17	24	26	39															
					PCI_TRDY L					MIN_DAI5Y_CHAIN			12	17	24	26	39															
					PCI_DEVSEL L					MIN_DAI5Y_CHAIN			12	17	24	26	39															
					PCI_STOP L					MIN_DAI5Y_CHAIN			12	17	24	26	39															
					PCI_PAR					MIN_DAI5Y_CHAIN			12	17	24	26	39															
				ULTRA ATA-100	UIDE_DATA<15..0>							100 MHZ	13	24		LVDS LOWER	CLKLVDS_LN	CLKLVDS_L														
					UIDE_DATA<7>							100 MHZ	13	24			CLKLVDS_LP	CLKLVDS_L														
					UIDE_DATA<6..0>							100 MHZ	13	24			LVDS_L0N	LVDS_L0														
					UIDE_ADDR<2..0>							100 MHZ	13	24			LVDS_L0P	LVDS_L0														
					UIDE_RST L			200.0000					13	24			LVDS_L1N	LVDS_L1														
					UIDE_DIOW L			200.0000					13	24			LVDS_L1P	LVDS_L1														
					UIDE_DIOR L			10 MIL SPACING					13	24			LVDS_L2N	LVDS_L2														
					UIDE_DMACK L			200.0000					13	24			LVDS_L2P	LVDS_L2														
					UIDE_CS0 L			200.0000					13	24			CLKLVDS_UN	CLKLVDS_U														
					UIDE_CS1 L			200.0000					13	24			CLKLVDS_UP	CLKLVDS_U														
					UIDE_DMARQ			200.0000					13				LVDS_U0N	LVDS_U0														
					UIDE_IOCHRDY			10 MIL SPACING					13	24			LVDS_U0P	LVDS_U0														
					UIDE_INTRQ			200.0000					13				LVDS_U1N	LVDS_U1														
					HD_DATA<15..0>		5					100 MHZ	24				LVDS_U1P	LVDS_U1														
					HD_ADDR<2..0>		5					100 MHZ	24				LVDS_U2N	LVDS_U2														
					HD_RESET L		5	200.0000					24				LVDS_U2P	LVDS_U2														
					HD_DIOW L		5	200.0000					24				TMDS_CONN_CLKN	CLKCONN_TMDS														
					HD_DIOR L		5	10 MIL SPACING					24				TMDS_CONN_CLKP	CLKCONN_TMDS														
					HD_DMACK L		5	200.0000					24				TMDS_CLKN	CLKTMDS														
					HD_CS0 L		5	200.0000					24				TMDS_CLKP	CLKTMDS														
					HD_CS1 L		5	200.0000					24				TMDS_DN<0>	TMDS_D0														
					HD_DMARQ			200.0000					13	24			TMDS_DP<0>	TMDS_D0														
					HD_IOCHRDY		5	10 MIL SPACING					24				TMDS_DN<1>	TMDS_D1														
					HD_INTRQ		5	200.0000					13	24			TMDS_DP<1>	TMDS_D1														
				EIDE INTREPID	EIDE_DATA<15..0>							33 MHZ	13	24			TMDS_DN<2>	TMDS_D2														
					EIDE_ADDR<2..0>							33 MHZ	13	24			TMDS_DP<2>	TMDS_D2														

	8	7	6	5	4	3	2	1	
	POWER NET CONSTRAINTS								
D	MAIN/SLEEP	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH			
			+24V_PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39		
			+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39		
			+PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39		
			+5V_MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39		
			+5V_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39		
			+3V_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39		
			+3V_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	39		
			+3V_PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39		
			+2.5V_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39		
C	ADAPTER		+2.5V_SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39		
			+1.8V_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	39		
			+1.8V_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39		
			+1.5V_MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39		
			+1.5V_SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39		
			+1.5V_LD0	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39		
			+1.5V_SLEEP_VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39		
			+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	31 32		
			+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	31		
			+ADAPTER_SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	31		
B	BATTERY CHARGER		+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	31 39		
			BATT_NEG	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	31 39		
			1772_DCIN	VOLTAGE=24V	MIN_LINE_WIDTH=10		31		
			1772_LX	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	31		
			+BATT_14V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	31		
			+BATT_24V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	31		
			+BATT_RSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	31		
			+BATT_VSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	31		
			1772_LD0	VOLTAGE=5.4V	MIN_LINE_WIDTH=10		31		
			1772_DLOV	VOLTAGE=5.4V	MIN_LINE_WIDTH=10		31		
A	PMU		1772_GMD	VOLTAGE=0V	MIN_LINE_WIDTH=10		31		
			+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10		32		
			+ADAPTER_OR_BATT	VOLTAGE=24V	MIN_LINE_WIDTH=10		32		
			+4.85V_RAW	VOLTAGE=4.85V	MIN_LINE_WIDTH=10		30 32		
			+4.6V_BU	VOLTAGE=4.6V	MIN_LINE_WIDTH=10		32 33		
			+4.85V_ESR	VOLTAGE=4.85V	MIN_LINE_WIDTH=10		32		
			+3V_PMU_ESR	VOLTAGE=3.3V	MIN_LINE_WIDTH=10		32		
			+3V_PMU_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=10		25 30		
			+5V_HD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	24 33		
			+HD_LOGIC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	24		
	TRACKPAD		+5V_TPAD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=10		23 39		
			+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10		23 39		
	HALL EFFECT		+12.8V_INV	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	22 39		
			+5V_INV_UF_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	22		
			+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	22 39		
			+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	22 39		
			+5V_DDC_SLEEP_UF	VOLTAGE=5V	MIN_LINE_WIDTH=15				

FUNCTIONAL TEST POINTS



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 401258	REV. AA
	SCALE NONE	SHT 39	OF 44

DCB

A

[illegible]

