



PAGE	PDF	CIRCUIT	BLOCK
1	1	TABLE OF CONTENTS	TOP
2	2	SYSTEM BLOCK DIAGRAM	
3	3	POWER BLOCK DIAGRAM	
4	4	REVISION HISTORY	
6	5	FUNC TEST	
7	6	POWER CONNECTOR / POWER ALIAS	
8	7	SIGNAL ALIAS	
9	8	2.5V VREG	
10	9	1.2V VREG	
11	10	3.3V/5V PWRON SWITCHING	
13*	11	SMU	
14	12	CPU LOGIC ANALYZER CONNECTOR	
16	13	CPU FAN 2 AND SYSTEM FAN CONTROL	
17	14	CPU FAN 1 CONTROL	
18	15	I2C CONNECTIONS	
21*	16	INDICATOR LED	
22	17	U3LITE CORE	
23	18	SHASTA CORE	
24	19	U3LITE MISC	
25*	20	SHASTA SERIAL	
26	21	PULSAR POWER	
27	22	PULSAR CLOCKS	
28*	23	U3LITE APPLE PI	PROCESSOR
29	24	NEO APPLE PI	
30	25	CPU STRAPS	
31	26	NEO POWER & BYPASS	
32	27	CPU BYPASS	
33	28	CPU VREG	
34	29	CPU VREG	
35	30	CPU VREG OUTPUT CAPS	
36	31	CPU DIODE CONDITIONER	
37*	32	U3LITE MEMORY	MEMORY
38	33	SERIES TERMINATION	
40	34	DIMMS	
44	35	PARALLEL TERMINATION	
45	36	PARALLEL TERMINATION	
46	37	VTT VREG	

PAGE	PDF	CIRCUIT	BLOCK
48	38	U3LITE AGP	GRAPHICS
49	39	GPU AGP	
50	40	GPU VREG	
51	41	EXTERNAL TMDS TRANSMITTER	
52	42	GPU FRAME BUFFER	
53	43	FRAME BUFFER TERMINATION	
54	44	GRAPHICS DDR SDRAM A	
55	45	GRAPHICS DDR SDRAM B	
56	46	GPU STRAPS	
57	47	GPU DAC & CLOCKS	
58	48	GPU DVI & STRAPS	HT
59	49	EXT VGA & TMDS	
60*	50	U3LITE HYPERTRANSPORT	
62*	51	SHASTA HYPERTRANSPORT	PCI
64	52	HYPERTRANSPORT LA CONNECTORS	
74*	53	SHASTA PCI	
75*	54	BOOT ROM	
76	55	AIRPORT EXTREME	
77*	56	USB2 PCI	DISK
80*	57	SHASTA DISK	
83	58	DISK CONNECTORS	ETHERNET
84*	59	SHASTA ETHERNET	
87	60	ETHERNET PHY & CONNECTORS	FIREWIRE
88*	61	SHASTA FIREWIRE	
90	62	FIREWIRE A PHY & CONNECTORS	USB
91*	63	USB HOST INTERFACE	
92	64	USB DEVICE INTERFACE	MODEM
94	65	MODEM CONNECTOR	
95*	66	AUDIO CODEC, LINE IN, MIC IN	AUDIO
96*	67	HEADPHONE / LINE OUT	
97*	68	SPEAKER AMP	
98*	69	AUDIO CONNECTORS	
99*	70	AUDIO POWER SUPPLIES	

* PAGES WHERE MASTER PAGE IS IN A DIFFERENT SCHEMATIC





D

C

B

A

8	7	6	5	4	3	2	1																																																																																																																								
<table><tr><th>DATE</th><th>DESCRIPTION</th><th></th><th></th><th></th><th></th><th></th><th></th></tr><tr><td>10/08/03</td><td>PROTO RELEASE (REV 09)</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>10/13/03</td><td>CHANGED ALL 4 NB AVDDS TO PP1V5_PWRON_NB_AVDD RAIL TERMINATION FOR VSP CLOCK NOW TRACKS PP1V2_HT RAIL TERMINATION FOR NB CLOCK NOW TRACKS PP1V2_EI_NB RAIL TERMINATION FOR CPU CLOCK NOW TRACKS PP1V2_EI_CPU RAIL NO STUFFED R1303 BECAUSE WHITE LED IS ACTIVE HIGH ADDED 5 PULLDOWNS FOR CPU VID SIGNALS UNCONNECTED THERMAL PAD FOR U9600 HEADPHONE AMP CHECKIN 09001</td><td>11/19/03</td><td>STUFFING CHANGES FOR ETHERNET RESET CHANGED XW3302 TO LAYER 6 SHORT POWER BUTTON CONNECTOR SYMBOL UPDATED UPDATED CRITICAL LIST CHANGE Y5700 TO 4 PIN CRYSTAL CHECKIN 12005</td><td></td><td></td><td></td><td></td></tr><tr><td>10/14/03</td><td>ADDED 4 SMT NUTS U3600 PIN 6 TO PP5V_RUN CHECKIN 09002</td><td>11/20/03</td><td>CHANGED R2700 TO 220HM AND NOSTUFFED CPU VID SET TO 1.475V J1400 CHANGED TO NOSTUFF CHANGED HALF OF DIMM AND VTT DECOUPLING TO 1UF EVT1 RELEASE (REV 13)</td><td></td><td></td><td></td><td></td></tr><tr><td>10/15/03</td><td>SWAPPED EI_CPU_TO_NB_AD17 WITH EI_CPU_TO_NB_AD24 ON J1400 BOM CHANGES FOR R2910, R5727, R9139, R9810 MAIN PROTO RELEASE (REV 10)</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>11/03/03</td><td>REPINNED J9240 BLUETOOTH CONNECTOR MANY MIN_NECK_WIDTH UPDATES DC-DC UPDATES ON PAGES 9,10,22,33,34,50 NEW CONNECTORS FOR MODEM AND PATA ADDED GAP FILLER CHANGED PART NUMBER OF NV18B MOVED SERIES TERM FOR PULSAR CLOCKS TO LOGIC ANALYZER PAGE ADDED NET_SPACING_TYPE=PROC_DIFF TO TDIODE_POS, TDIODE_NEG, KPVDD2, AND KP6ND2 CHANGED PULSAR 2.2UF CAPS TO 10% MASTER PAGE SYNC CHECKIN 10001</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>11/04/03</td><td>NEW AIRPORT CONNECTOR ADDED LEDS FOR SV ALL RAIL AND PANEL POWER CHANGED DS870X TO LED870X TO FOLLOW CONVENTION REPLACED POWER CONNECTOR MASTER PAGE SYNC RELEASE REV 11</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>11/10/03</td><td>J8301 PATA CONNECTOR ROTATED 180 DEGREES MIN_LINE_WIDTH AND MIN_NECK_WIDTH UPDATES THROUGHOUT ADDED EMI-SPRING AND TIED TO GND_CHASSIS_MODEM UPDATED CRYSTAL CONSTRAINTS FIREWIRE NET NAME CHANGES TO MATCH NAMING CONVENTION CHANGED Q1001 TO NTD60N02R CHANGED PULSAR SERIES TERM R2707, R2719, R2701, R2761, R2779 TO 0 OHM CHANGED ZH700 AND ZH701 TO H0L-315R138 CHANGED 20" INVERTER TO 518-0141 CHANGED U3LITE P/N TO V1.1 MASTER PAGE SYNC CHECKIN 11001</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>11/11/03</td><td>PLL-LOCK LED CHANGED TO GREEN SMU PART# UPDATED DC/DC NET NAME FIXES ON PAGES 9,10,22 ADDED SERIAL SIGNALS TO AIRPORT CARD FOR NEW MARTY CARD PULSAR SERIES TERM - CHANGED R2705,R2711,R2702 TO 0 OHM. R2770 -> 20 OHM CHANGED SHASTA P/N TO V1.1 UPDATED POWER SEQUENCING TO MATCH SMU PINOUT 1.4 NO_TEST UPDATES ADDED 6 OUTPUT CAPS (124-0322) TO CPU VCORE VREG MASTER PAGE SYNC CHECKIN 11002 - EVT DESIGN REVIEW</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>11/13/03</td><td>CHANGED CRYSTAL Y5700 TO 197S0026 LED3002, LED3600, AND LED800 CHANGED TO D3002, D3610, AND D810 P/N 378S0042 CPU POWER SUPPLY FETS - VISHAY USED ON SAMSUNG BOMS AND ON SEMI ON HYNIX BOMS CHANGED INPUT CAPS TO 124-0323 INPUT AND OUTPUT CERM CAPS MARKED AS CRITICAL NEW LARGER CAP FOR VTT VREG. C4609 CHANGED TO 128S0022. C4608 NOSTUFFED BOMOPTIONS AND SCHEMATIC CLEANUP TO AGP (BUSY, STOP, TYPEDET, GCDET) CHANGED 20" INVERTER DECOUPLING TO TWO 1UF 1210 CAPS ADDED MORE POWER AND GROUND SHORTS FOR AUDIO ADDED NET_SPACING_TYPE=PROC_DIFF TO DIFF PAIRS THAT DIDN'T HAVE IT MASTER PAGE SYNC RELEASE REV 12</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>11/14/03</td><td>CHANGED PCI_CLK33M_SB_EXT NET NAME ON PAGE 27 FOR REUSE. ALIAS ADDED ON PAGE 8 ADDED ECSET FOR PLS_EXTCLK NET. DROPPED PROP DELAY FROM OTHER CRYSTALS ALIASED PP5V_AUDIO TO PP5V_RUN RAIL ADDED CIRCUIT SO 5V RAIL TO 17" INVERTER COMES UP AFTER 12V R2742 CHANGED TO 806 OHM MASTER PAGE SYNC CHECKIN 12001</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>11/15/03</td><td>CHANGED J8303 TO 5 PIN CONNECTOR CHANGED MICRODASH MODEM HEIGHT AND CHANGED TO DEVELOPMENT BOM OPTION</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>11/17/03</td><td>PIN SWAPPED L5908 FOR ROUTING STUFFED TMDS INDUCTORS AND NOSTUFFED 0 OHM RESISTORS CHANGED MODEM STANDOFFS TO 862-0035 AND ADDED ELECTRICAL CONNECTIONS ADDED TWO MORE SMT NUTS FOR CPU HEATSINK CHANGED LED700, 701, 702, 5900, 8301, 8700, 8701, 8702 AND D3001 TO 378S0045 MASTER PAGE SYNC CHECKIN 12002</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>11/17/03</td><td>NO_TEST, FUNC_TEST UPDATES CHECKIN 12003</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>11/18/03</td><td>CHASSIS MODEM NO LONGER TIES TO REST OF CHASSIS ADDED CAPS TO GROUND FOR CPU HEATSINK SMT NUTS CHANGED CRYSTAL FILTERING FOR PULSAR MOVED RAM_CKE SIGNALS TO 62 OHM VTT PARALLEL TERM WITH 4.7K PULL-DOWN ADDED POWER SEQUENCING FOR VTT VREG MASTER PAGE SYNC CHECKIN 12004</td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>								DATE	DESCRIPTION							10/08/03	PROTO RELEASE (REV 09)							10/13/03	CHANGED ALL 4 NB AVDDS TO PP1V5_PWRON_NB_AVDD RAIL TERMINATION FOR VSP CLOCK NOW TRACKS PP1V2_HT RAIL TERMINATION FOR NB CLOCK NOW TRACKS PP1V2_EI_NB RAIL TERMINATION FOR CPU CLOCK NOW TRACKS PP1V2_EI_CPU RAIL NO STUFFED R1303 BECAUSE WHITE LED IS ACTIVE HIGH ADDED 5 PULLDOWNS FOR CPU VID SIGNALS UNCONNECTED THERMAL PAD FOR U9600 HEADPHONE AMP CHECKIN 09001	11/19/03	STUFFING CHANGES FOR ETHERNET RESET CHANGED XW3302 TO LAYER 6 SHORT POWER BUTTON CONNECTOR SYMBOL UPDATED UPDATED CRITICAL LIST CHANGE Y5700 TO 4 PIN CRYSTAL CHECKIN 12005					10/14/03	ADDED 4 SMT NUTS U3600 PIN 6 TO PP5V_RUN CHECKIN 09002	11/20/03	CHANGED R2700 TO 220HM AND NOSTUFFED CPU VID SET TO 1.475V J1400 CHANGED TO NOSTUFF CHANGED HALF OF DIMM AND VTT DECOUPLING TO 1UF EVT1 RELEASE (REV 13)					10/15/03	SWAPPED EI_CPU_TO_NB_AD17 WITH EI_CPU_TO_NB_AD24 ON J1400 BOM CHANGES FOR R2910, R5727, R9139, R9810 MAIN PROTO RELEASE (REV 10)							11/03/03	REPINNED J9240 BLUETOOTH CONNECTOR MANY MIN_NECK_WIDTH UPDATES DC-DC UPDATES ON PAGES 9,10,22,33,34,50 NEW CONNECTORS FOR MODEM AND PATA ADDED GAP FILLER CHANGED PART NUMBER OF NV18B MOVED SERIES TERM FOR PULSAR CLOCKS TO LOGIC ANALYZER PAGE ADDED NET_SPACING_TYPE=PROC_DIFF TO TDIODE_POS, TDIODE_NEG, KPVDD2, AND KP6ND2 CHANGED PULSAR 2.2UF CAPS TO 10% MASTER PAGE SYNC CHECKIN 10001							11/04/03	NEW AIRPORT CONNECTOR ADDED LEDS FOR SV ALL RAIL AND PANEL POWER CHANGED DS870X TO LED870X TO FOLLOW CONVENTION REPLACED POWER CONNECTOR MASTER PAGE SYNC RELEASE REV 11							11/10/03	J8301 PATA CONNECTOR ROTATED 180 DEGREES MIN_LINE_WIDTH AND MIN_NECK_WIDTH UPDATES THROUGHOUT ADDED EMI-SPRING AND TIED TO GND_CHASSIS_MODEM UPDATED CRYSTAL CONSTRAINTS FIREWIRE NET NAME CHANGES TO MATCH NAMING CONVENTION CHANGED Q1001 TO NTD60N02R CHANGED PULSAR SERIES TERM R2707, R2719, R2701, R2761, R2779 TO 0 OHM CHANGED ZH700 AND ZH701 TO H0L-315R138 CHANGED 20" INVERTER TO 518-0141 CHANGED U3LITE P/N TO V1.1 MASTER PAGE SYNC CHECKIN 11001							11/11/03	PLL-LOCK LED CHANGED TO GREEN SMU PART# UPDATED DC/DC NET NAME FIXES ON PAGES 9,10,22 ADDED SERIAL SIGNALS TO AIRPORT CARD FOR NEW MARTY CARD PULSAR SERIES TERM - CHANGED R2705,R2711,R2702 TO 0 OHM. R2770 -> 20 OHM CHANGED SHASTA P/N TO V1.1 UPDATED POWER SEQUENCING TO MATCH SMU PINOUT 1.4 NO_TEST UPDATES ADDED 6 OUTPUT CAPS (124-0322) TO CPU VCORE VREG MASTER PAGE SYNC CHECKIN 11002 - EVT DESIGN REVIEW							11/13/03	CHANGED CRYSTAL Y5700 TO 197S0026 LED3002, LED3600, AND LED800 CHANGED TO D3002, D3610, AND D810 P/N 378S0042 CPU POWER SUPPLY FETS - VISHAY USED ON SAMSUNG BOMS AND ON SEMI ON HYNIX BOMS CHANGED INPUT CAPS TO 124-0323 INPUT AND OUTPUT CERM CAPS MARKED AS CRITICAL NEW LARGER CAP FOR VTT VREG. C4609 CHANGED TO 128S0022. C4608 NOSTUFFED BOMOPTIONS AND SCHEMATIC CLEANUP TO AGP (BUSY, STOP, TYPEDET, GCDET) CHANGED 20" INVERTER DECOUPLING TO TWO 1UF 1210 CAPS ADDED MORE POWER AND GROUND SHORTS FOR AUDIO ADDED NET_SPACING_TYPE=PROC_DIFF TO DIFF PAIRS THAT DIDN'T HAVE IT MASTER PAGE SYNC RELEASE REV 12							11/14/03	CHANGED PCI_CLK33M_SB_EXT NET NAME ON PAGE 27 FOR REUSE. ALIAS ADDED ON PAGE 8 ADDED ECSET FOR PLS_EXTCLK NET. DROPPED PROP DELAY FROM OTHER CRYSTALS ALIASED PP5V_AUDIO TO PP5V_RUN RAIL ADDED CIRCUIT SO 5V RAIL TO 17" INVERTER COMES UP AFTER 12V R2742 CHANGED TO 806 OHM MASTER PAGE SYNC CHECKIN 12001							11/15/03	CHANGED J8303 TO 5 PIN CONNECTOR CHANGED MICRODASH MODEM HEIGHT AND CHANGED TO DEVELOPMENT BOM OPTION							11/17/03	PIN SWAPPED L5908 FOR ROUTING STUFFED TMDS INDUCTORS AND NOSTUFFED 0 OHM RESISTORS CHANGED MODEM STANDOFFS TO 862-0035 AND ADDED ELECTRICAL CONNECTIONS ADDED TWO MORE SMT NUTS FOR CPU HEATSINK CHANGED LED700, 701, 702, 5900, 8301, 8700, 8701, 8702 AND D3001 TO 378S0045 MASTER PAGE SYNC CHECKIN 12002							11/17/03	NO_TEST, FUNC_TEST UPDATES CHECKIN 12003							11/18/03	CHASSIS MODEM NO LONGER TIES TO REST OF CHASSIS ADDED CAPS TO GROUND FOR CPU HEATSINK SMT NUTS CHANGED CRYSTAL FILTERING FOR PULSAR MOVED RAM_CKE SIGNALS TO 62 OHM VTT PARALLEL TERM WITH 4.7K PULL-DOWN ADDED POWER SEQUENCING FOR VTT VREG MASTER PAGE SYNC CHECKIN 12004						
DATE	DESCRIPTION																																																																																																																														
10/08/03	PROTO RELEASE (REV 09)																																																																																																																														
10/13/03	CHANGED ALL 4 NB AVDDS TO PP1V5_PWRON_NB_AVDD RAIL TERMINATION FOR VSP CLOCK NOW TRACKS PP1V2_HT RAIL TERMINATION FOR NB CLOCK NOW TRACKS PP1V2_EI_NB RAIL TERMINATION FOR CPU CLOCK NOW TRACKS PP1V2_EI_CPU RAIL NO STUFFED R1303 BECAUSE WHITE LED IS ACTIVE HIGH ADDED 5 PULLDOWNS FOR CPU VID SIGNALS UNCONNECTED THERMAL PAD FOR U9600 HEADPHONE AMP CHECKIN 09001	11/19/03	STUFFING CHANGES FOR ETHERNET RESET CHANGED XW3302 TO LAYER 6 SHORT POWER BUTTON CONNECTOR SYMBOL UPDATED UPDATED CRITICAL LIST CHANGE Y5700 TO 4 PIN CRYSTAL CHECKIN 12005																																																																																																																												
10/14/03	ADDED 4 SMT NUTS U3600 PIN 6 TO PP5V_RUN CHECKIN 09002	11/20/03	CHANGED R2700 TO 220HM AND NOSTUFFED CPU VID SET TO 1.475V J1400 CHANGED TO NOSTUFF CHANGED HALF OF DIMM AND VTT DECOUPLING TO 1UF EVT1 RELEASE (REV 13)																																																																																																																												
10/15/03	SWAPPED EI_CPU_TO_NB_AD17 WITH EI_CPU_TO_NB_AD24 ON J1400 BOM CHANGES FOR R2910, R5727, R9139, R9810 MAIN PROTO RELEASE (REV 10)																																																																																																																														
11/03/03	REPINNED J9240 BLUETOOTH CONNECTOR MANY MIN_NECK_WIDTH UPDATES DC-DC UPDATES ON PAGES 9,10,22,33,34,50 NEW CONNECTORS FOR MODEM AND PATA ADDED GAP FILLER CHANGED PART NUMBER OF NV18B MOVED SERIES TERM FOR PULSAR CLOCKS TO LOGIC ANALYZER PAGE ADDED NET_SPACING_TYPE=PROC_DIFF TO TDIODE_POS, TDIODE_NEG, KPVDD2, AND KP6ND2 CHANGED PULSAR 2.2UF CAPS TO 10% MASTER PAGE SYNC CHECKIN 10001																																																																																																																														
11/04/03	NEW AIRPORT CONNECTOR ADDED LEDS FOR SV ALL RAIL AND PANEL POWER CHANGED DS870X TO LED870X TO FOLLOW CONVENTION REPLACED POWER CONNECTOR MASTER PAGE SYNC RELEASE REV 11																																																																																																																														
11/10/03	J8301 PATA CONNECTOR ROTATED 180 DEGREES MIN_LINE_WIDTH AND MIN_NECK_WIDTH UPDATES THROUGHOUT ADDED EMI-SPRING AND TIED TO GND_CHASSIS_MODEM UPDATED CRYSTAL CONSTRAINTS FIREWIRE NET NAME CHANGES TO MATCH NAMING CONVENTION CHANGED Q1001 TO NTD60N02R CHANGED PULSAR SERIES TERM R2707, R2719, R2701, R2761, R2779 TO 0 OHM CHANGED ZH700 AND ZH701 TO H0L-315R138 CHANGED 20" INVERTER TO 518-0141 CHANGED U3LITE P/N TO V1.1 MASTER PAGE SYNC CHECKIN 11001																																																																																																																														
11/11/03	PLL-LOCK LED CHANGED TO GREEN SMU PART# UPDATED DC/DC NET NAME FIXES ON PAGES 9,10,22 ADDED SERIAL SIGNALS TO AIRPORT CARD FOR NEW MARTY CARD PULSAR SERIES TERM - CHANGED R2705,R2711,R2702 TO 0 OHM. R2770 -> 20 OHM CHANGED SHASTA P/N TO V1.1 UPDATED POWER SEQUENCING TO MATCH SMU PINOUT 1.4 NO_TEST UPDATES ADDED 6 OUTPUT CAPS (124-0322) TO CPU VCORE VREG MASTER PAGE SYNC CHECKIN 11002 - EVT DESIGN REVIEW																																																																																																																														
11/13/03	CHANGED CRYSTAL Y5700 TO 197S0026 LED3002, LED3600, AND LED800 CHANGED TO D3002, D3610, AND D810 P/N 378S0042 CPU POWER SUPPLY FETS - VISHAY USED ON SAMSUNG BOMS AND ON SEMI ON HYNIX BOMS CHANGED INPUT CAPS TO 124-0323 INPUT AND OUTPUT CERM CAPS MARKED AS CRITICAL NEW LARGER CAP FOR VTT VREG. C4609 CHANGED TO 128S0022. C4608 NOSTUFFED BOMOPTIONS AND SCHEMATIC CLEANUP TO AGP (BUSY, STOP, TYPEDET, GCDET) CHANGED 20" INVERTER DECOUPLING TO TWO 1UF 1210 CAPS ADDED MORE POWER AND GROUND SHORTS FOR AUDIO ADDED NET_SPACING_TYPE=PROC_DIFF TO DIFF PAIRS THAT DIDN'T HAVE IT MASTER PAGE SYNC RELEASE REV 12																																																																																																																														
11/14/03	CHANGED PCI_CLK33M_SB_EXT NET NAME ON PAGE 27 FOR REUSE. ALIAS ADDED ON PAGE 8 ADDED ECSET FOR PLS_EXTCLK NET. DROPPED PROP DELAY FROM OTHER CRYSTALS ALIASED PP5V_AUDIO TO PP5V_RUN RAIL ADDED CIRCUIT SO 5V RAIL TO 17" INVERTER COMES UP AFTER 12V R2742 CHANGED TO 806 OHM MASTER PAGE SYNC CHECKIN 12001																																																																																																																														
11/15/03	CHANGED J8303 TO 5 PIN CONNECTOR CHANGED MICRODASH MODEM HEIGHT AND CHANGED TO DEVELOPMENT BOM OPTION																																																																																																																														
11/17/03	PIN SWAPPED L5908 FOR ROUTING STUFFED TMDS INDUCTORS AND NOSTUFFED 0 OHM RESISTORS CHANGED MODEM STANDOFFS TO 862-0035 AND ADDED ELECTRICAL CONNECTIONS ADDED TWO MORE SMT NUTS FOR CPU HEATSINK CHANGED LED700, 701, 702, 5900, 8301, 8700, 8701, 8702 AND D3001 TO 378S0045 MASTER PAGE SYNC CHECKIN 12002																																																																																																																														
11/17/03	NO_TEST, FUNC_TEST UPDATES CHECKIN 12003																																																																																																																														
11/18/03	CHASSIS MODEM NO LONGER TIES TO REST OF CHASSIS ADDED CAPS TO GROUND FOR CPU HEATSINK SMT NUTS CHANGED CRYSTAL FILTERING FOR PULSAR MOVED RAM_CKE SIGNALS TO 62 OHM VTT PARALLEL TERM WITH 4.7K PULL-DOWN ADDED POWER SEQUENCING FOR VTT VREG MASTER PAGE SYNC CHECKIN 12004																																																																																																																														
8	7	6	5	4	3	2	1																																																																																																																								


The diagram is a detailed test program schematic, organized into 8 vertical columns and 8 horizontal rows (A-H). The columns are labeled 8, 7, 6, 5, 4, 3, 2, 1 from left to right. The rows are labeled A, B, C, D from bottom to top. The diagram shows various test points, functional tests, and their connections. Key components include power management (PP12V, PP5V, PP24V), USB, PCI, and various sensors. The diagram is divided into sections A, B, C, and D, each with a corresponding label on the left and right sides.

Section A (Bottom): Contains tests for power management (PP12V, PP5V, PP24V), USB, and various sensors. Key tests include PP12V_RUN, PP5V_RUN, PP24V_RUN, PP12V_DISK, PP5V_DISK, and various power-on and power-off tests.


Section B (Second from Bottom): Contains tests for power management (PP12V, PP5V, PP24V), USB, and various sensors. Key tests include PP12V_RUN, PP5V_RUN, PP24V_RUN, PP12V_DISK, PP5V_DISK, and various power-on and power-off tests.

Section C (Third from Bottom): Contains tests for power management (PP12V, PP5V, PP24V), USB, and various sensors. Key tests include PP12V_RUN, PP5V_RUN, PP24V_RUN, PP12V_DISK, PP5V_DISK, and various power-on and power-off tests.


Section D (Top): Contains tests for power management (PP12V, PP5V, PP24V), USB, and various sensors. Key tests include PP12V_RUN, PP5V_RUN, PP24V_RUN, PP12V_DISK, PP5V_DISK, and various power-on and power-off tests.




PCI CLOCKS



SMU




PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
337S2784	1	PROCESSOR	CBGA-576-1MM	IC, MPU, NEO, 10S, REV2, 1.8GHZ, 70C	1.8GHZ	1.15V	45W	?	U2900	NEO_REV2_1_8GHZ
337S2785	1	PROCESSOR	CBGA-576-1MM	IC, MPU, NEO, 10S, REV2, 2.0GHZ, 70C	2.0GHZ	1.15V	65W	?	U2900	NEO_REV2_2_0GHZ
337S2786	1	PROCESSOR	CBGA-576-1MM	IC, MPU, NEO, 10S, REV3, 1.8GHZ, 70C	1.8GHZ	1.15V	45W	?	U2900	NEO_REV3_1_8GHZ
337S2787	1	PROCESSOR	CBGA-576-1MM	IC, MPU, NEO, 10S, REV3, 2.0GHZ, 70C	2.0GHZ	1.15V	65W	?	U2900	NEO_REV3_2_0GHZ




CPU VID<0:5>


VID SET TO 1.475V TO ACHIEVE 1.45V AT PROCESSOR




DOWNLOAD CONNECTOR




SMU ANALOG VREF




POWER_FAIL_L CONNECTION




CPU HEATSINK SMT NUTS




CHEAPER SMU RESET




PULSAR ERROR_L LED



SHASTA JTAG PULL DOWN



DEVELOPMENT J800 U.F.L-R-SMT F-ST-SM



MISC PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
062-2082	1	SPEC, VENDOR PACKAGING PROCEDURE	VPP1	
820-1540	1	PCB, FAB, MLB	MLB1	
825-2029	1	LBL, SER #, INP DEV	LBL1	
051-6482	1	PCB, SCHEM, MLB	SCH1	
341T1366	1	IC, FLASH, 1MX8, 3.3V, 90NS	U7500	
742-0048	1	BAT, COIN, 3V, 220MAH, CR2032	BT700	
875-1614	1	GAP FILLER	GAP2900	
341T1395	1	PURCH ASSY, SMU BIG	U1300	
875-1752	1	GPU GAP PAD	PAD4900	
452-0678	6	CPU HEATSINK SCREW	SRW800, SRW801, SRW802, SRW803, SRW804, SRW805	
870-1177	6	CPU HEATSINK SPRING	SPR800, SPR801, SPR802, SPR803, SPR804, SPR805	
730-0291	1	CPU HEATSINK	HS2900	

NEED TO ADD THERMAL GREASE TO MLB BOM

ALTERNATE FOR SERIAL NUMBER LABEL

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
825-2808	825-2029	COMMON	LBL1	BAR CODE LABEL


NOTE:
 SET OUTPUT=2.62V FOR FRAMEBUFFER.
 $IRU3037CS \ VREF=1.25VDC$
 $VOUT=VREF * (R903+R905) / R905 = 2.62VDC$


PEAK CURRENT OF TOTAL RAILS
 12.68A WITH DIMM TERMINATION
 9.24A WITHOUT DIMM TERMINATION

NOTE:
SET OUTPUT=2.62V FOR FRAMEBUFFER.
IRU3037CS VREF=1.25VDC
 $V_{OUT}=V_{REF} \cdot (R_{903}+R_{905})/R_{905}=2.62VDC$

PEAK CURRENT OF TOTAL RAILS
12.68A WITH DIMM TERMINATION
9.24A WITHOUT DIMM TERMINATION


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
124-0324	1	CAP,AL ELEC,1500UF, 6.3V	C909	17_INCH_LCD
124-0322	1	CAP,AL ELEC,1800UF, 6.3V	C909	20_INCH_LCD









FAN 0 - Q37 STYLE CPU FAN CONTROL CIRCUIT





FAN 1 - Q37 STYLE CPU FAN CONTROL CIRCUIT




FAN 2 - Q37 STYLE SYSTEM FAN CONTROL CIRCUIT









PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
343S0284	1	IC, U3LITE, V1.1, 300MM, PBGA	U3	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
343S0282	343S0284		U3	U3L, V1.1, 200MM, PBGA


NOTE:
SET OUTPUT=1.5VDC FOR U3LITE CORE
IRU3037CS VREF=1.25VDC
 $V_{OUT} = V_{REF} * (R_{2203} + R_{2205}) / R_{2205} = 1.5VDC$
7.73A OF PEAK CURRENT DRAW ON PCORE_NB

PPVCORE_NB
VOLTAGE=1.2V
MIN_NECK_WIDTH=10MIL
MIN_LINE_WIDTH=25MIL

OMIT
U3
U3LITE
V1.0-300MM
PBGA
(SYM 6 OF 7)

CHECK FETS

22 7 6 PPVCORE_NB



VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
3.3V	25MIL	10MIL
3.3V	25MIL	10MIL
3.3V	25MIL	10MIL
2.5V	25MIL	10MIL
1.2V	100	15MIL

PPPCI64_PWRON_SB	7 23
PPPCI32_PWRON_SB	7 23
PP3V3_PWRON_SB	7 23 25
PP2V5_PWRON_SB	7 23 25 74 88
PP1V2_PWRON_SB_VCORE	3 6 10 23

Page Notes

Power aliases required by this page:

- _PPPCI64_PWRON_SB (to 5V or 3.3V)
- _PPPCI32_PWRON_SB (to 5V or 3.3V)
- _PP3V3_PWRON_SB
- _PP2V5_PWRON_SB

NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. Connect _PPPCI32_PWRON_SB to appropriate PCI bus voltage and _PPPCI64_PWRON_SB to same if 64-bit PCI, otherwise 3.3V.

Signal aliases required by this page:


- (NONE)

Power Sequencing:
Must power Shasta VCore rail before any other Shasta supplies.

neoBorg Implementation

Master power enable signal (from PMU) connects directly to SBVCORE supply (SBVCORE_RUN). Supply asserts PG00D (SBVCORE_PG00D) when ready, which acts as the power enable signal for the rest of the neoBorg components.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
343S0283	1	IC, ASIC, SHASTA, V1.1, PBGA	U2300	



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
I2S0_TO_SB		I2S0_DEV_TO_SB_DTI
I2S0_TO_DEV		I2S0_SB_TO_DEV_DTO
I2S0_TO_DEV		I2S0_MCLK
I2S0_BIDIR		I2S0_BITCLK
I2S0_BIDIR		I2S0_SYNC
I2S1_TO_SB		I2S1_DEV_TO_SB_DTI
I2S1_TO_DEV		I2S1_SB_TO_DEV_DTO
I2S1_TO_DEV		I2S1_MCLK
I2S1_BIDIR		I2S1_BITCLK
I2S1_BIDIR		I2S1_SYNC
I2S2_TO_SB		I2S2_DEV_TO_SB_DTI
I2S2_TO_DEV		I2S2_SB_TO_DEV_DTO
I2S2_TO_DEV		I2S2_MCLK
I2S2_BIDIR		I2S2_BITCLK
I2S2_BIDIR		I2S2_SYNC
SB_CLK18M_XTAL	15_MIL_SPACING	SB_CLK18M_XTALI
	15_MIL_SPACING	SB_CLK18M_XTALO
	15_MIL_SPACING	SB_CLK18M_XTALO_R
SB_CLK25M_ATA	15_MIL_SPACING	SB_CLK25M_ATA

Page Notes

Power aliases required by this page:

- PP3V3_PCI
- PP3V3_PWRON_SB
- PP2V5_PWRON_SB
- PP1V2_PWRON_SB


Signal aliases required by this page:
(NONE)

BOM options provided by this page:





- PCI_64BIT

Configures Shasta for 64-bit PCI
NOTE: XGC required for Shasta GPIOs


NorthBridge / SouthBridge MPIC Routing




DRAWING
TITLE=FIZZY
ABBREV=DRAWING
LAST_MODIFIED=Fri Nov 21 11:24:05 2003




AUDIO GPIOs
NOTE: It is the responsibility of the audio circuit to provide the necessary pull-ups & pull-downs.




PINS G12, M12, H3, K1, L5, M9, A11, A9
A8, C5, B4, K10, H12 J11, M11, A1
CAN BE TURNED OFF IN SLEEP









SELECT PROCESSOR CLOCK MULTIPLIER. PROCESSOR CLOCK(MHZ)= SYSTCLOCK * PLLMULT.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S1103	1	RES,1K OHM,1/16W,5%,0402	R3034	NOSTUFF
114S1103	1	RES,1K OHM,1/16W,5%,0402	R3018	NOSTUFF

SYSCLK * 12

SYSCLK * 8

SELECT EI BUS DIVIDER. BUS DATA RATE(BPS)= (PROCESSOR CLOCK) / BUSCFG.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3024,R3026,R3028	NOSTUFF
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3024,R3026,R3012	NOSTUFF
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3024,R3010,R3028	NOSTUFF
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3008,R3026,R3028	NOSTUFF
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3008,R3010,R3012	NOSTUFF
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3008,R3010,R3028	NOSTUFF
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3008,R3010,R3012	NOSTUFF

PROC / 2

PROC / 3

PROC / 4

PROC / 6

PROC / 8

PROC / 12

PROC / 16

SELECT ELASTIC MODE OR BYPASS.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S1103	1	RES,1K OHM,1/16W,5%,0402	R3036	NOSTUFF
114S1103	1	RES,1K OHM,1/16W,5%,0402	R3020	NOSTUFF

BYPASS MODE

SELECT PLL FREQUENCY RANGE.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S1103	2	RES,1K OHM,1/16W,5%,0402	R3030,R3032	NOSTUFF
114S1103	2	RES,1K OHM,1/16W,5%,0402	R3030,R3016	NOSTUFF
114S1103	2	RES,1K OHM,1/16W,5%,0402	R3014,R3032	NOSTUFF
114S1103	2	RES,1K OHM,1/16W,5%,0402	R3014,R3016	NOSTUFF

900 TO 1800 MHZ

1.8 TO 3.6 GHZ

1.2 TO 2.4 GHZ

RESERVED

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S1103	1	RES,1K OHM,1/16W,5%,0402	R3022	NOSTUFF
114S1103	1	RES,1K OHM,1/16W,5%,0402	R3038	NOSTUFF


AVPRESET OFF

AVPRESET ON


* STUFF THESE ON Q45.

SYSTEM CONFIGURATION

CPU SPEED1.8GHZ, SYSCLK 225MHZ
2.0GHZ, SYSCLK 250MHZ





PROCESSOR PULL-UPS AND -DOWNS




PROCESSOR POWER PINS AND BYPASS CAPS


PLACE ALL THESE PARTS VERY CLOSE TO U2900





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
37658139	2	ON SEMI FETS	Q3310, Q3320	CRITICAL	HYNIX
37658146	2	ON SEMI FETS	Q3311, Q3321	CRITICAL	HYNIX





D

D

C


C

B




B

A





A





THESE SIGNALS HAVE A MIN_LINE_WIDTH=10MIL AND MIN_NECK_WIDTH=8MIL




CHANNEL	SOURCE	VOLT SCALE	COUNT SCALE
0	U21 TEMPERATURE	-	0.25 C/CNT
1	PROC TEMPERATURE	50C/V	0.125 C/CNT
2	12V CURRENT	5A/V	0.01221A/CNT
3	PROC VOLTAGE	1V/V	0.00244V/CNT












PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
516-0032	2	CONN,DDR DIMM 30 DEG	J4000, J4001	17_INCH_LCD
516-0067	2	CONN,DDR DIMM REVERSE 30 DEG	J4000, J4001	20_INCH_LCD


CRITICAL
CRITICAL

0'S ADJACENT TO 0'S OR 6'S FORBIDDEN










	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
49 48	AGP_CBE<1..0>	AGP_AD_0		AGP_DATA	446
49 48	AGP_CBE<3..2>	AGP_AD_1		AGP_DATA	448
49 48	AGP_SB_STBF	AGP_SB_STBS		AGP_STROBE	449
49 48	AGP_SB_STBS	AGP_SB_STBS		AGP_STROBE	450
49 48	AGP_AD_STBF<0>	AGP_AD_STB_0		AGP_STROBE	451
49 48	AGP_AD_STBS<0>	AGP_AD_STB_0		AGP_STROBE	452
49 48	AGP_AD_STBF<1>	AGP_AD_STB_1		AGP_STROBE	453
49 48	AGP_AD_STBS<1>	AGP_AD_STB_1		AGP_STROBE	454
49 48	AGP_DBI_L0	AGP_AD_0		AGP_DATA	455
49 48	AGP_DBI_HI	AGP_AD_STB_1		AGP_DATA	456
49 48	AGP_AD<15..0>	AGP_AD_0		AGP_DATA	457
49 48	AGP_AD<31..16>	AGP_AD_1		AGP_DATA	458
49 48	AGP_SBA_L<7..0>	AGP_SBA		AGP_DATA	459


DBI_HI IS NOT A STROBE BUT SHARES THE SAME TOPOLOGY AS A STROBE

LEVEL SHIFTER FOR U3LITE & NVIDIA AGP BUS.

AGP BUSY AND STOP NOT USED IN THIS DESIGN



U3LITE AGP I/O REFERENCE (PLACE CLOSE TO GPU AGP BALL)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
338S0155	1	IC, NV18B, GRAPHIC CTRL	U4900	NV18B
338S0113	1	IC, NV34, GRAPHIC CTRL	U4900	NV34

48	AGP_AD<0>	AJ28	PCIA00
48	AGP_AD<1>	AK28	PCIA01
48	AGP_AD<2>	AH27	PCIA02
48	AGP_AD<3>	AK27	PCIA03
48	AGP_AD<4>	AJ27	PCIA04
48	AGP_AD<5>	AH26	PCIA05
48	AGP_AD<6>	AJ26	PCIA06
48	AGP_AD<7>	AH25	PCIA07
48	AGP_AD<8>	AH23	PCIA08
48	AGP_AD<9>	AJ23	PCIA09
48	AGP_AD<10>	AH22	PCIA010
48	AGP_AD<11>	AJ22	PCIA011
48	AGP_AD<12>	AJ21	PCIA012
48	AGP_AD<13>	AK21	PCIA013
48	AGP_AD<14>	AH20	PCIA014
48	AGP_AD<15>	AJ20	PCIA015
48	AGP_AD<16>	AG26	PCIA016
48	AGP_AD<17>	AE24	PCIA017
48	AGP_AD<18>	AG25	PCIA018
48	AGP_AD<19>	AG24	PCIA019
48	AGP_AD<20>	AF24	PCIA020
48	AGP_AD<21>	AG23	PCIA021
48	AGP_AD<22>	AE22	PCIA022
48	AGP_AD<23>	AF22	PCIA023
48	AGP_AD<24>	AE21	PCIA024
48	AGP_AD<25>	AG20	PCIA025
48	AGP_AD<26>	AG19	PCIA026
48	AGP_AD<27>	AF19	PCIA027
48	AGP_AD<28>	AE19	PCIA028
48	AGP_AD<29>	AF18	PCIA029
48	AGP_AD<30>	AG18	PCIA030
48	AGP_AD<31>	AE18	PCIA031

48	AGP_CBE<0>	AJ24	PCIC0/BE0*	: C0*/BE0
48	AGP_CBE<1>	AH19	PCIC1/BE1*	: C1*/BE1
48	AGP_CBE<2>	AF25	PCIC2/BE2*	: C2*/BE2
48	AGP_CBE<3>	AG22	PCIC3/BE3*	: C3*/BE3

27	AGP_CLK60M GPU	AG12	PCICLK	: CLK
	NV_PCI_RST_L	AF15	PCIRST*	: RST*
48	AGP_GNT	AE15	PCIGNT*	: GNT
48	AGP_REQ	AF13	PCIREQ*	: REQ
48	AGP_FRAME	AK16	PCIFRAME*	: FRAME
48	AGP_IRDY	AG16	PCIIRDY*	: IRDY
48	AGP_TRDY	AJ17	PCITRDY*	: TRDY
48	AGP_DEVSEL	AJ16	PCIDEVSEL*	: DEVSEL
48	AGP_STOP	AH17	PCISTOP*	: STOP
48	AGP_PAR	AK18	PCIPAR	: PAR

48	AGP_INT_L	AG15	PCIINTA*	: INTA
6	TP_GPU_INTB_L	AE10	NC_PCIINTB*	: INTB
48	AGP_RBF	AG14	AGPRBF*	: RBF
48	AGP_WBF	AG17	AGPWB*	: WBF
48	AGP_DBI_HI	AJ18	AGPPIPE*	: DBI_HI
48	AGP_DBI_LO	AJ19	<RESRVD>	: DBI_LO
48	AGP_ST<0>	AG13	AGPST0	: ST0
48	AGP_ST<1>	AE16	AGPST1	: ST1
48	AGP_ST<2>	AE13	AGPST2	: ST2

48	AGP_AD_STBF<0>	AK24	AGPADSTBF0	: ADSTBF0
48	AGP_AD_STBS<0>	AJ25	AGPADSTBS0*	: ADSTBS0
48	AGP_AD_STBF<1>	AG21	AGPADSTBF1*	: ADSTBF1
48	AGP_AD_STBS<1>	AF21	AGPADSTBS1*	: ADSTBS1
48	AGP_SB_STBF	AK13	AGPSBSTBF	: SBSTBF
48	AGP_SB_STBS	AJ13	AGPSBSTBS*	: SBSTBS

48	AGP_SBA_L<0>	AJ11	AGPSBA0	: SBA0*
48	AGP_SBA_L<1>	AH11	AGPSBA1	: SBA1*
48	AGP_SBA_L<2>	AJ12	AGPSBA2	: SBA2*
48	AGP_SBA_L<3>	AH12	AGPSBA3	: SBA3*
48	AGP_SBA_L<4>	AJ14	AGPSBA4	: SBA4*
48	AGP_SBA_L<5>	AH14	AGPSBA5	: SBA5*
48	AGP_SBA_L<6>	AJ15	AGPSBA6	: SBA6*
48	AGP_SBA_L<7>	AH15	AGPSBA7	: SBA7*


48	GPU_MBDT_L	AF16	<RESRVD>	: MBDT*
48	AGP_BUSY_L	AF12	AGPBUSY*	: BUSY*
48	STOP_AGP_L	AG11	AGPSTOP*	: STOP*
49	GPU_AGP_VREF	AK29	AGPVREF	: AGPVREF

NO TEST	TP_GPU<0>	A1	NC
NO TEST	TP_GPU<1>	AK30	G0
NO TEST	TP_GPU<2>	G9	R7
NO TEST	TP_GPU<3>	R7	T7
NO TEST	TP_GPU<4>		


BOUNDARY SCAN AVAILABLE ONLY ON NV3X SERIES

NVIDIA RECOMMENDS A WIDER RANGE OF CAP VALUES, EMC LIKES ONE VALUE


OUTPUT DRIVER BYPASS






CORE BYPASS



I/O BYPASS





GPU AGP I/O REFERENCE (PLACE CLOSE TO U3/LITE AGP BALLS)





DOES HOOP UP AGP_BUSY_L &
STOP_AGP_L TO 3.3V OR 1.5V?


AGP VERSION SELECT
(LOW = AGP V3.X)
(HIGH = AGP V2.X)













SGRAM0 & SGRAM1 MEMORY SUPPORT					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0251	2	SDRAM, 4MX32, DDR, 300MHZ	U5400, U5401	CRITICAL	SAMSUNG
333S0252	2	SDRAM, 4MX32, DDR, 300MHZ	U5400, U5401	CRITICAL	HYNIX


DDR SDRAM A VREF


EVENLY PLACE 0.1UF CAP & 0.01UF CAPS












PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES,10K OHM,1/16W,5%,0402	R5913	17_INCH_LCD
116S1105	1	RES,100K OHM,1/16W,5%,0402	R5913	20_INCH_LCD
113S1332	1	RES,330 OHM,1/16W,5%,0603	R5912	17_INCH_LCD
113S1123	1	RES,1.2K OHM,1/16W,5%,0603	R5912	20_INCH_LCD



HT_1V2
5 MIL SPACING FOR DIFF PAIR
10 MIL SPACING TO ANYTHING ELSE

HT_2V5
4 MIL SPACING IN GROUP
8 MIL SPACING TO ANYTHING ELSE

LENGTH TOLERANCE DOES NOT NEED TO BE SPECIFIED
MATCHED GROUP CONSTRAINT IS TIGHT ENOUGH

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4




3

2

1

SAME CONNECTORS & PINOUT AS

Q37 HYPERTRANSPORT BETWEEN GOLEM AND K2



8

7

6


5

4

3

2

1



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_AD		PCI_AD<31..28>
PCI_AD27		PCI_AD<27>
PCI_AD		PCI_AD<26..24>
PCI_AD23		PCI_AD<23>
PCI_AD22		PCI_AD<22>
PCI_AD21		PCI_AD<21>
PCI_AD20		PCI_AD<20>
PCI_AD		PCI_AD<19..18>
PCI_AD17		PCI_AD<17>
PCI_AD		PCI_AD<16..0>
PCI		PCI_CBE_L<3..0>
PCI		PCI_PAR
PCI_CTL		PCI_DEVSEL_L
PCI_CTL		PCI_FRAME_L
PCI_CTL		PCI_IRDY_L
PCI_CTL		PCI_TRDY_L
PCI_CTL		PCI_STOP_L

Page Notes

Power aliases required by this page:

- _PP3V3_PCI
- _PP3V3_SB_PCI (can be _PP3V3_PCI)
- _PP2V5_PWRON_SB

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

PCI Devices implemented on this page:

AD11 - PCI0 (0x106B/0x0053)

AD11 - PCI1 (0x106B/0x0054)

AD11 - PCI2 (0x106B/0x0055)




AD23 - KeyLargo (0x106B/0x004F, PCI1)

AD28 - SATA 150 (0x1166/0x0240, PCI0 or 2)


AD29 - UATA 133 (0x106B/0x0050, PCI0 or 2)

AD30 - FireWire (0x106B/0x0052, PCI0 or 2)

AD31 - Ethernet (0x106B/0x0051, PCI0)



Power aliases required by this page: - _PP3V3_PCI
Signal aliases required by this page: (NONE)
BOM options provided by this page: (NONE)
NOTE: This page does not specify a BootROM part number. Must use a TABLE_x_ITEM symbol to declare U7500 part number.




```

PCI_CLK33M_AIRPORT

```

```

Power aliases required by this page:
- _PP3V3_PCI


Signal aliases required by this page:
- _PCI_CLK33M_AIRPORT (33MHz PCI clock)



BOM options provided by this page:
(NONE)

PCI Devices implemented on this page:
AD17 (Slot "A") - AirPort (0x????/0x????)


NOTE: This AirPort implementation does
not support PME#.

```







HD POWER





PATA CONNECTOR



		ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
03	06	UATA_DD<15..8>	UATA_DD		
03	06	UATA_DD<7>	UATA_DD7		
03	06	UATA_DD<6..8>	UATA_DD		
03	06	UATA_DA<2..8>	UATA_HOST		
03	06	UATA_CS0_L	UATA_HOST		
03	06	UATA_CS1_L	UATA_HOST		
03	06	UATA_HSTROBE	UATA_HOST		
03	06	UATA_STOP	UATA_HOST		
03	06	UATA_DMACK_L	UATA_HOST_R		
03	06	UATA_RESET_L	UATA_HOST_R		
03	00	UATA_DSTROBE	UATA_DEV_R_C		
03	00	UATA_DMARQ	UATA_DEV_R		
03	00	UATA_INTRO	UATA_DEV_R		







ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
USB2_0	USB2	USB2_0	USB2_P<0>
USB2_0	USB2	USB2_0	USB2_N<0>
USB2_1	USB2	USB2_1	USB2_P<1>
USB2_1	USB2	USB2_1	USB2_N<1>
USB2_2	USB2	USB2_2	USB2_P<2>
USB2_2	USB2	USB2_2	USB2_N<2>
USB2_3	USB2	USB2_3	USB2_P<3>
USB2_3	USB2	USB2_3	USB2_N<3>
USB2_4	USB2	USB2_4	USB2_P<4>
USB2_4	USB2	USB2_4	USB2_N<4>
USB2_NEC_XTAL	15_MIL_SPACING		NEC_CLK30M_XT1
	15_MIL_SPACING		NEC_CLK30M_XT2
	15_MIL_SPACING		NEC_CLK30M_XT2_R

Page Notes

Power aliases required by this page:
- _PP3V3_PWRON_USB

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Net Spacing Type: USB2

Line To Line: 19.5 mils
Length Tolerance: 50 mils
Primary Max Sep: 7.5 mils
Secondary Max Sep: 100 mils
Secondary Length: 500 mils

NOTE: Target differential impedance for
USB2 data pairs is 90 ohms.

U2300
SHASTA
V1.0
BGA
(8 OF 8)
OMIT


NC0	P7	TP_SB_NC_P7	6
NC1	P8	TP_SB_NC_P8	6
NC2	R3	TP_SB_NC_R3	6
NC3	R4	TP_SB_NC_R4	6
NC4	R5	TP_SB_NC_R5	6
NC5	R6	TP_SB_NC_R6	6
NC6	R7	TP_SB_NC_R7	6
NC7	R8	TP_SB_NC_R8	6
NC8	T1	TP_SB_NC_T1	6
NC9	T2	TP_SB_NC_T2	6
NC10	T3	TP_SB_NC_T3	6
NC11	T4	TP_SB_NC_T4	6
NC12	T5	TP_SB_NC_T5	6
NC13	T6	TP_SB_NC_T6	6
NC14	T7	TP_SB_NC_T7	6
NC15	T8	TP_SB_NC_T8	6
NC16	U1	TP_SB_NC_U1	6
NC17	U2	TP_SB_NC_U2	6
NC18	U3	TP_SB_NC_U3	6
NC19	U4	TP_SB_NC_U4	6
NC20	U5	TP_SB_NC_U5	6
NC21	U6	TP_SB_NC_U6	6
NC22	V1	TP_SB_NC_V1	6
NC23	V2	TP_SB_NC_V2	6
NC24	V3	TP_SB_NC_V3	6
NC25	V4	TP_SB_NC_V4	6
NC26	W1	TP_SB_NC_W1	6
NC27	W3	TP_SB_NC_W3	6
NC28	Y1	TP_SB_NC_Y1	6
NC29	Y3	TP_SB_NC_Y3	6


Power aliases required by this page:
- _PP3V3_PWRON_MODEM
Spec Load: 0.5 A active, 3 mA auxiliary


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)









LINE IN JACK
APPLE P/N 514-0098

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
155S0169	5	FLTR,EMI,FERR BD,100 OHM,1.5A	R9822,R9823,R9824,R9825	R9837
155S0093	31	FLTR,EMI,FERR BD,100 OHM,0.603	R9814,R9815,R9816,R9817	R9818,R9819,R9820,R9821

SPEAKER CABLE CONNECTOR
APPLE P/N 518-0138

LINE IN PLUG DETECT
AUDIO_IN_DET0_L = LOW: PLUG INSERTED
AUDIO_IN_DET0_L = HIGH: PLUG NOT INSERTED

LINE OUT JACK
APPLE P/N 514-0116

LINE OUT PLUG DETECTS

AUDIO_LO_DET_L = LOW: PLUG INSERTED
AUDIO_LO_DET_L = HIGH: PLUG NOT INSERTED
AUDIO_LO_OPTICAL_PLUG_L = LOW: OPTICAL DIGITAL AUDIO PLUG INSERTED
AUDIO_LO_OPTICAL_PLUG_L = HIGH: ANALOG AUDIO PLUG INSERTED

NOT USED: R9811, R9848, R9849.

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



C

B



A



PLACE ACROSS GROUND SPLIT
AT RIGHT SIDE OF C9707

NOSTUFF

R9918

0

1 2

GND_AUDIO_SPKRAMP_PLANE GND_AUDIO_CODECS

97 95 96 99

5W
1/16W
FF
805

PLACE NEAR ENTRY TO SPEAKER
AMP GROUND PLANE

NOSTUFF

R9919

0

1 2

5W
1/16W
FF
885

97 7 GND_AUDIO_SPKRAMP

PLACE ACROSS GROUND SPLIT
AT CODEC U9500

NOSTUFF

R9915

0

1 2

5W
1/16W
MF
683

99 96 95

GND_AUDIO_CODEC

D

C



A