

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

LINK

02/23/2004

Module

Page

Contents

Sync

1

(1)

Table of Contents

N/A

2

(2)

System Block Diagram

N/A

3

(3)

Power Block Diagram

N/A

4

(4)

Revision Notes

N/A

5

(5)

Power & Signal Aliases

(Link)

6

(6)

Functional Test Properties

N/A

7

(7)

System Power Connectors

(Nimitz)

8

(8)

Battery Charger

(Link)

9

(9)

1.8V / 1.5V/ 1.2V Regulators

(Link)

10

(10)

3.3V / 5V Regulators

(Link)

11

(11)

2.5V / NB Vcore / PMU Regulators

(Link)

12

(12)

Vesta Power / Misc

(Fizzy)

13

(13)

System Management Unit (SMU)

(smu_real)

14

(14)

Power Sequencing Connections

(Link)

15

(15)

Thermal Sensor / Fans

(Link)

16

(16)

Misc Internal Connectors

(Nimitz)

17

(18)

Q51 Specific design/Connectors

N/A

18

(20)

I2C Connections

(Gila)

19

(21)

LMU Support

(Nimitz)

20

(22)

U3Lite Core

(Gila)

21

(23)

Shasta Core

(Fizzy)

22

(24)

U3Lite Misc

Gila

23

(25)

Shasta Misc

(Fizzy)

24

(26)

Pulsar Core

Gila

25

(27)

Pulsar Clocks

Gila

26

(28)

U3Lite Processor Interface

U3Lite

27

(29)

PPC970 Processor Interface

Gila

28

(30)

PPC970 Pull-ups / Pull-downs

Gila

29

(31)

PPC970 Core

Gila

30

(32)

PPC970 Bypassing

Gila

31

(33)

CPU VCore Regulator

(Link)

32

(36)

CPU Temperature Monitoring

(Gila)

33

(37)

U3Lite Memory Interface

U3Lite

34

(38)

Memory Series Termination

(Nimitz)

35

(40)

S0-DIMM Connectors

(Nimitz)

Module

Page

Contents

Sync

36

(48)

U3Lite AGP Interface

Gila

37

(49)

M10-CSP64 AGP Interface

(Nimitz)

38

(50)

GPU VCore Regulator

(Link)

39

(51)

M10-CSP64 Core

(Nimitz)

40

(52)

M10-CSP64 Misc Power

(Nimitz)

41

(57)

TMDS Terminations

(Nimitz)

42

(59)

Video Connectors

(Nimitz)

43

(60)

U3Lite HyperTransport Interface

U3Lite

44

(62)

Shasta HyperTransport Interface

Fizzy

45

(74)

South Bridge PCI Interface

(Fizzy)

46

(75)

BootROM

Fizzy

47

(76)

AirPort Extreme Connector

(Fizzy/Nimitz)

48

(77)

USB2 Controller PCI Interface

Fizzy

49

(78)

CardBus Controller & Connector

Fizzy

50

(80)

South Bridge Disk Interfaces

(Fizzy)

51

(81)

Serial ATA to Parallel ATA Bridge

(Fizzy)

52

(83)

UATA/PATA Connectors

(Fizzy)

53

(84)

South Bridge Ethernet

(Fizzy)

54

(86)

Vesta Ethernet

(Fizzy)

55

(87)

Ethernet Magnetics & Connector

(Fizzy/Nimitz)

56

(88)

South Bridge Firewire

(Fizzy)

57

(89)

Vesta FireWire

(Fizzy)

58

(90)

FireWire Ports

(Fizzy/Nimitz)

59

(91)

USB Interfaces

Fizzy

60

(94)

Modem Interface

(Fizzy)

61

(95)

Audio Interface

(Fizzy)

62

(99)

End of Modules Placeholder

(Fizzy)

63

(100)

Signal Cross Reference (1 of 2)

N/A

64

(101)

Signal Cross Reference (2 of 2)

N/A

65

(102)

Component Cross Reference (1 of 2)

N/A

66

(103)

Component Cross Reference (2 of 2)

N/A

Graphics

Hyper-Transport

PCI

Disk

Ethernet

FireWire

USB Modem

Audio

CRef

630-4843

630-4902

PCBA, LINK, Q51

BOM Options

STUFF

NO STUFF

DEVELOPMENT

✓

GPU_SS

✓

MPIC_NB

✓

MPIC_SB

✓

PATA_3V3_LOGIC

✓

PATA_5V_LOGIC

✓

PCI_64BIT

✓

SMU_CPU_I2C

✓

SMU_CPU_JTAG

✓

THERM_1

✓

THERM_1B

✓

THERM_2

✓

THERM_2B

✓

THERM_3

✓

THERM_3B

✓

VESTA1V2_BURST

✓

VESTA1V2_PULSE

✓

VESTA_DS_ONLY_EN0

✓

VESTA_PWR_CLASS_0

✓

AGP_BUSYSTOP

✓

NO_SMU_I2C_D

✓

EI_3T01

✓

CPU_PLL_MEDIUM

✓

CPU_AVDD_2V8

✓

SB_HT_200M

✓

M11CSP64

630-4843

M11CSP128

630-4902

INT_TMDS

✓

EXT_TMDS

✓

Module Components

Alternates Components

Schematic / PCB #'s

Part#

QTY

Description

Reference Designator(s)

Critical

BOM Option

337S2835

1

IC, PPC970, 1.8GHz, 1.1V, 80C, 25W

576CBGA U2900

CRITICAL

343S0284

1

IC, U3LITE, V1.1, 300MM, PBGA

U3

CRITICAL

343S0283

1

IC, ASIC, SHASTA, V1.1, 484BALL, PBGA

U2300

CRITICAL

338S0154

1

IC, ATI, M11-CSP64, NO HEATSPREADER

U4900

CRITICAL

M11CSP64

338S0158

1

IC, ATI, M11-CSP128, NO HEATSPREADER

U4900

CRITICAL

M11CSP128

343S0288

1

IC, ASIC, VESTA, V1.1

U8600

CRITICAL

341S1340

1

BOOTROM, PROTO, Q51

U7500

CRITICAL

341S1394

1

SMU, PROTO, Q51

U1300

CRITICAL

Part Number

Alternate for Part Number

BOM Option

Ref Des

Comments:

343S0282

343S0284

U3

U3L, V1.1, 200MM, PBGA

Part#

QTY

Description

Reference Designator(s)

BOM Option

051-6532

1

SCHEM, LINK, Q51

SCH1

020-1573

1

PCBF, LINK, Q51

PCB1

Dimensions are in millimeters

XX ±

X.XX ±

X.XXX ±

Angles ±

Do not scale drawing

Third Angle Projection

Metric

Drafter

Eng Appd

QA Appd

Release

MATERIAL/FINISH NOTED AS APPLICABLE

Design CK

MFG Appd

Designer

Scale

Size

D

Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

IT NOT TO REPRODUCE OR COPY IT

IT NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCHEM, LINK, Q51

Drawing Number

051-6532

Rev.

03

SHT

1

OF

103

8

7

6

5

4

3

2

1

D


C

B

A

EVT1

BOM Option Table



SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE		SHT	OF
NONE		2	103




8	7	6	5	4	3	2	1													
Wireless within 1" of connector FUNC_TEST=TRUE PCI_AD<0> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<1> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<2> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<3> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<4> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<5> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<6> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<7> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<8> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<9> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<10> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<11> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<12> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<13> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<14> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<15> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<16> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<17> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<18> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<19> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<20> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<21> 45 47 48 49 62 FUNC_TEST=TRUE PCI_AD<22> 45 47 48 49 62 FUNC_TEST=TRUE PCI_AD<23> 45 47 48 49 62 FUNC_TEST=TRUE PCI_AD<24> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<25> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<26> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<27> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<28> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<29> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<30> 45 46 47 48 49 62 FUNC_TEST=TRUE PCI_AD<31> 45 46 47 48 49 62 PCI_FRAME_L 45 47 48 49 62 FUNC_TEST=TRUE PCI_TRDY_L 45 47 48 49 62 FUNC_TEST=TRUE PCI_IRDY_L 45 47 48 49 62 FUNC_TEST=TRUE PCI_DEVSEL_L 45 47 48 49 62 FUNC_TEST=TRUE PCI_STOP_L 45 47 48 49 62 FUNC_TEST=TRUE PCI_PAR 45 47 48 49 62 FUNC_TEST=TRUE PCI_CBE_L<0> 45 47 48 49 62 FUNC_TEST=TRUE PCI_CBE_L<1> 45 47 48 49 62 FUNC_TEST=TRUE PCI_CBE_L<2> 45 47 48 49 62 FUNC_TEST=TRUE PCI_CBE_L<3> 45 47 48 49 62 FUNC_TEST=TRUE PCI_SLOTA_REQ_L 45 47 FUNC_TEST=TRUE PCI_SLOTA_GNT_L 45 47 FUNC_TEST=TRUE PCI_SLOTA_INT_L 23 47 FUNC_TEST=TRUE PCI_SLOTA_IDSEL 47 FUNC_TEST=TRUE PCI_CLK33M_AIRPORT 5 TP_AIRPORT_PME_L 47 TP_AIRPORT_RF_DISABLE 47 AIRPORT_CLKRUN_L_PD 47 PP3V3_RUN 5 6 X 4 GND x 4								DVI/VGA Within 1" of connector FUNC_TEST=TRUE TMDS_DN<0> 41 42 62 FUNC_TEST=TRUE TMDS_DP<0> 41 42 62 FUNC_TEST=TRUE TMDS_DN<1> 41 42 62 FUNC_TEST=TRUE TMDS_DP<1> 41 42 62 FUNC_TEST=TRUE TMDS_DN<2> 41 42 62 FUNC_TEST=TRUE TMDS_DP<2> 41 42 62 FUNC_TEST=TRUE TMDS_CONN_CLKN 42 62 FUNC_TEST=TRUE VGA_R 42 FUNC_TEST=TRUE VGA_G 42 FUNC_TEST=TRUE VGA_B 42 FUNC_TEST=TRUE VGA_VSYNC 42 FUNC_TEST=TRUE VGA_HSYNC 42 FUNC_TEST=TRUE DVI_DDC_CLK_UF 42 FUNC_TEST=TRUE DVI_DDC_DATA_UF 42 FUNC_TEST=TRUE DVI_HPD_UF 42 FUNC_TEST=TRUE PP5V_RUN_DDC 42 FUNC_TEST=TRUE GND_CHASSIS_IO 5 17 GND x 1	S-Video Within 1 of connector FUNC_TEST=TRUE TV_GND1 42 FUNC_TEST=TRUE TV_GND2 42 FUNC_TEST=TRUE TV_C 42 FUNC_TEST=TRUE TV_Y 42 FUNC_TEST=TRUE TV_COMP 42	PATA (SATA Bridge) Within 1" of connector FUNC_TEST=TRUE PATA_DD<0> 51 52 FUNC_TEST=TRUE PATA_DD<1> 51 52 FUNC_TEST=TRUE PATA_DD<2> 51 52 FUNC_TEST=TRUE PATA_DD<3> 51 52 FUNC_TEST=TRUE PATA_DD<4> 51 52 FUNC_TEST=TRUE PATA_DD<5> 51 52 FUNC_TEST=TRUE PATA_DD<6> 51 52 FUNC_TEST=TRUE PATA_DD<7> 51 52 FUNC_TEST=TRUE PATA_DD<8> 51 52 FUNC_TEST=TRUE PATA_DD<9> 51 52 FUNC_TEST=TRUE PATA_DMARQ_R 52 FUNC_TEST=TRUE PATA_DMACK_L 50 52 FUNC_TEST=TRUE PATA_DA<0> 50 52 FUNC_TEST=TRUE PATA_DA<1> 50 52 FUNC_TEST=TRUE PATA_CS0_L 50 52 FUNC_TEST=TRUE PATA_CS1_L 50 52 FUNC_TEST=TRUE PATA_RESET_L 50 52 FUNC_TEST=TRUE PATA_DSTROBE_R 52 FUNC_TEST=TRUE PATA_HSTROBE 50 52 UATA_STOP 52 UATA_INTRO_R 52 PP5V_RUN 5 X 4 GND x 5	UATA (Optical) Within 2" of connector FUNC_TEST=TRUE 50 52 UATA_DD<0> 50 52 UATA_DD<1> 50 52 UATA_DD<2> 50 52 UATA_DD<3> 50 52 UATA_DD<4> 50 52 UATA_DD<5> 50 52 UATA_DD<6> 50 52 UATA_DD<7> 50 52 UATA_DD<8> 50 52 UATA_DD<9> 50 52 UATA_DD<10> 50 52 UATA_DD<11> 50 52 UATA_DD<12> 50 52 UATA_DD<13> 50 52 UATA_DD<14> 50 52 UATA_DD<15> 50 52 UATA_DMARQ_R 52 UATA_DMACK_L 50 52 UATA_DA<0> 50 52 UATA_DA<1> 50 52 UATA_DA<2> 50 52 UATA_CS0_L 50 52 UATA_CS1_L 50 52 UATA_RESET_L 50 52 UATA_DSTROBE_R 52 UATA_HSTROBE 50 52 UATA_STOP 50 52 UATA_INTRO_R 52 PP5V_RUN 5 X 4 GND x 5	Firewire B Within 1" of connector FUNC_TEST=TRUE FW_PORT1_TPA_P_FL 58 FUNC_TEST=TRUE FW_PORT1_TPA_N_FL 58 FUNC_TEST=TRUE FW_PORT1_TPB_P_FL 58 FUNC_TEST=TRUE FW_PORT1_TPB_N_FL 58 FUNC_TEST=TRUE FW_PORT1_AREF 58 FUNC_TEST=TRUE GND_FW_PORT1_VG 58 FUNC_TEST=TRUE PPFW_PORT1_VP 58	Firewire A Within 1" of connector FUNC_TEST=TRUE FW_PORT2_TPA_P_FL 58 FUNC_TEST=TRUE FW_PORT2_TPA_N_FL 58 FUNC_TEST=TRUE FW_PORT2_TPB_P_FL 58 FUNC_TEST=TRUE FW_PORT2_TPB_N_FL 58 FUNC_TEST=TRUE PPFW_PORT2_VP 58 FUNC_TEST=TRUE GND_FW_PORT2_VG 58	Fan Connectors Within 2" of connector FUNC_TEST=TRUE FAN_RPM0 13 15 FUNC_TEST=TRUE FAN_TACH0 13 15 FUNC_TEST=TRUE FAN_RPM1 13 15 FUNC_TEST=TRUE FAN_TACH1 13 15 FUNC_TEST=TRUE PP5V_PWRON 6 11 X 2 one by each fan GND x 2 - one by each fan	BT/USB Flex Within 2" of connector FUNC_TEST=TRUE USB2_N<2> 5 59 (USB_BT_N) FUNC_TEST=TRUE USB2_P<2> 5 59 (USB_BT_P) FUNC_TEST=TRUE USB2_N<0> 5 59 (USB2_LT_N) FUNC_TEST=TRUE USB2_P<0> 5 59 (USB2_LT_P) FUNC_TEST=TRUE USB2_PWREN<0> 5 59 (LTUSB_PWREN) FUNC_TEST=TRUE ALS9_OUT 13 17 (LTUSB_OVERCURRENT) FUNC_TEST=TRUE USB2_OC<0> 5 59 (LTUSB_OVERCURRENT) FUNC_TEST=TRUE ALS_GAIN_BOOST 13 17 19 FUNC_TEST=TRUE ADAPTER_ID 17	Backup Battery/USB Flex Within 2" of connector FUNC_TEST=TRUE PPBUS_ALL_B 5 6 FUNC_TEST=TRUE PPBUS_ALL_A 5 6 FUNC_TEST=TRUE SYS_POWERUP 14 FUNC_TEST=TRUE USB2_N<1> 5 59 (USB2_RT_N) FUNC_TEST=TRUE USB2_P<1> 5 59 (USB2_RT_P) FUNC_TEST=TRUE USB2_PWREN<1> 5 59 (RTUSB_PWREN) FUNC_TEST=TRUE USB2_OC<1> 5 59 (RTUSB_OVERCURRENT)	Sound Connector Within 2" of connector FUNC_TEST=TRUE I2S0_DEV_T0_SB_DTI_F 61 FUNC_TEST=TRUE I2S0_BITCLK_F 61 FUNC_TEST=TRUE I2S0_MCLK_F 61 FUNC_TEST=TRUE I2S0_SYNC_F 61 FUNC_TEST=TRUE I2S0_SB_T0_DEV_DTO_F 61 FUNC_TEST=TRUE I2S2_DEV_T0_SB_DTI_F 61 FUNC_TEST=TRUE I2S2_BITCLK_F 61 FUNC_TEST=TRUE I2S2_SYNC_F 61 FUNC_TEST=TRUE AUDIO_GPIO_11 23 61 FUNC_TEST=TRUE AUDIO_EXT_MCLK_SEL 23 61 FUNC_TEST=TRUE AUDIO_LO_MUTE_L 23 61 FUNC_TEST=TRUE AUDIO_SMR_MUTE_L 23 61 FUNC_TEST=TRUE AUDIO_LO_DET_L 23 61 FUNC_TEST=TRUE AUDIO_LO_OPTICAL_PLUG_L 23 61 FUNC_TEST=TRUE AUDIO_LI_DET_L 23 61 FUNC_TEST=TRUE AUDIO_LI_OPTICAL_PLUG_L 23 61 FUNC_TEST=TRUE I2S0_RESET_L_F 61 FUNC_TEST=TRUE I2S2_RESET_L_F 61 FUNC_TEST=TRUE SLEEPED_ANODE 19 61 X 4 FUNC_TEST=TRUE GND_AUDIO 61 X 3 FUNC_TEST=TRUE PP5V_PWRON_AUDIO 61 X 2 FUNC_TEST=TRUE PP3V3_PWRON_AUDIO 61 GND x 2	Modem Connector Within 3" of connector FUNC_TEST=TRUE I2S1_SB_T0_DEV_DTO 16 23 60 FUNC_TEST=TRUE I2S1_BITCLK 16 23 60 FUNC_TEST=TRUE I2S1_SYNC 16 23 60 FUNC_TEST=TRUE I2S1_RESET_L 16 23 60 FUNC_TEST=TRUE I2S1_MCLK 16 23 60 FUNC_TEST=TRUE I2S1_DEV_T0_SB_DTI 16 23 60 FUNC_TEST=TRUE USB2_N<3> 5 59 (USB2_MODEM_N) FUNC_TEST=TRUE USB2_P<3> 5 59 (USB2_MODEM_P) FUNC_TEST=TRUE MODEM_RING2SYS_L 23 60 FUNC_TEST=TRUE UDASH_SDOWN 23 60 FUNC_TEST=TRUE I2C_SB_SCL 18 23 (I2C_MODEM_SCL) FUNC_TEST=TRUE I2C_SB_SDA 18 23 (I2C_MODEM_SDA)	ROM Control Within 2" of U7500 FUNC_TEST=TRUE ROM_ONBOARD_CS_L 46 47 FUNC_TEST=TRUE ROM_OE_L 45 46 47 FUNC_TEST=TRUE ROM_CS_L 45 46 47 FUNC_TEST=TRUE ROM_WE_L 45 46 47	MISC FUNC_TEST=TRUE JTAG_NB_TMS 22 FUNC_TEST=TRUE JTAG_NB_TDI 22 FUNC_TEST=TRUE JTAG_NB_TDO 22 FUNC_TEST=TRUE JTAG_NB_TCK 22 FUNC_TEST=TRUE JTAG_NB_TRST_L 22 FUNC_TEST=TRUE JTAG_SB_TMS 18 23 FUNC_TEST=TRUE JTAG_SB_TDI 18 23 FUNC_TEST=TRUE JTAG_SB_TDO 23 FUNC_TEST=TRUE JTAG_SB_TCK 18 23 FUNC_TEST=TRUE JTAG_SB_TRST_L 18 23 FUNC_TEST=TRUE JTAG_VESTA_TMS 12 FUNC_TEST=TRUE JTAG_VESTA_TDI 12 FUNC_TEST=TRUE JTAG_VESTA_TDO 12 FUNC_TEST=TRUE JTAG_VESTA_TCK 12 FUNC_TEST=TRUE JTAG_VESTA_TRST_L 12 FUNC_TEST=TRUE SLEEPED_ANODE 19 61 X 4 FUNC_TEST=TRUE GND_AUDIO 61 X 3 FUNC_TEST=TRUE PP5V_PWRON_AUDIO 61 X 2 FUNC_TEST=TRUE PP3V3_PWRON_AUDIO 61 GND x 2
Functional Testpoints NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART APPLE COMPUTER INC. D 051-6532 03 SCALE NONE SHT 6 OF 103																				
8	7	6	5	4	3	2	1													



Place U800 and U870 near R800



Battery Charge Path




0800
MAX1535A
QFN
CRITICAL

REF 4 CHGR REF 8
25
26 R823
24 CHGR DLOV 1 2 CHGR DLOV RC

MIN LINE WIDTH=20 mil
MIN PAD WIDTH=10 mil
MIN NECK WIDTH=10 mil

CRITICAL
Q810
SI4835BDY
SOI



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	8	103

1.8V/1.5V/1.2V MAIN SUPPLIES



1.8V/1.5V Supplies


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	9	103



3.3V/5V MAIN SUPPLY

3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE		SHT	10 OF 103
NONE			

SIZE D	DRAWING NUMBER 051-6532	REV. 03
SCALE NONE	SHT 11	OF 103

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D





A

R1250¹
10K
5%
1/16W
MF
402₂


 APPLE COMPUTER INC.

D	051-6532	03
SCALE NONE	SHT 12	OF 103





Power Sequencing

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE		SHT	14 OF 103
NONE			


C

B


A

First 3 MAX1668 inputs can connect to two different sensors. These resistors should be close to MAX1668 minimizing stubs.







BlueTooth / Left USB Flex Connector




PPBUS Hold-Up Caps



For EMI around ENET magnetic




Speaker Clips




CPU Heat Sink

Graphic Heat Sink

Right I/O area




USB Trackpad Connector



overtemp may need pull-up resistor

Backup Battery / Right USB Flex Connector



_PPBUS_BBATT is both an input and an output for backup battery circuit. _PPBUSA_BBATT is an output only.

Q51 Specific connectors


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	18	103




Ambient Light Sensor #1




SMU / System Reset Button



Sleep LED Circuit




Keyboard LED Driver



SMU ALS/LEDs

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE	SHT		OF
	NONE		21 103



Power aliases required by this page:
- _PPVCORE_PWRON_NB

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Master: [Link](#)

U3Lite Core Power

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6532		03
SCALE		SHT	OF	
NONE		22	103	

Page Notes

Power aliases required by this page:

- _PPPCI64_PWRON_SB (to 5V or 3.3V)
- _PPPCI32_PWRON_SB (to 5V or 3.3V)
- _PP3V3_PWRON_SB
- _PP2V5_PWRON_SB
- _PPVCORE_PWRON_SB (1.2V)


NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. Connect _PPPCI32_PWRON_SB to appropriate PCI bus voltage and _PPPCI64_PWRON_SB to same if 64-bit PCI, otherwise 3.3V.

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Power Sequencing:

Must power Shasta VCore rail before any other Shasta supplies.



Master: Link

Shasta Core Power

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DRAWING
TITLE=FIZZY
ABBREV=DRAWING
LAST_MODIFIED=Mon Feb 23 19:04:08 2004



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	23	103



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
SMU_RESET	10_MIL_SPACING	
SMU_RESET	10_MIL_SPACING	

MASTER: GILA

U3LITE MISC

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE		SHT	24 OF 103
NONE			



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
I2S0_TO_SB		I2S0_DEV_TO_SB_DTI
I2S0_TO_DEV		I2S0_SB_TO_DEV_DTO
I2S0_TO_DEV	10 MIL SPACING	I2S0_MCLK
I2S0_BIDIR		I2S0_BITCLK
I2S0_BIDIR		I2S0_SYNC
I2S1_TO_SB		I2S1_DEV_TO_SB_DTI
I2S1_TO_DEV		I2S1_SB_TO_DEV_DTO
I2S1_TO_DEV	10 MIL SPACING	I2S1_MCLK
I2S1_BIDIR		I2S1_BITCLK
I2S1_BIDIR		I2S1_SYNC
I2S2_TO_SB		I2S2_DEV_TO_SB_DTI
I2S2_TO_DEV		I2S2_SB_TO_DEV_DTO
I2S2_TO_DEV	10 MIL SPACING	I2S2_MCLK
I2S2_BIDIR		I2S2_BITCLK
I2S2_BIDIR		I2S2_SYNC
SB_CLK18M_XTAL	15 MIL SPACING	SB_CLK18M_XTALI
SB_CLK18M_XTAL	15 MIL SPACING	SB_CLK18M_XTALO
SB_CLK18M_XTAL	15 MIL SPACING	SB_CLK18M_XTALO_R
SB_CLK25M_ATA	15 MIL SPACING	SB_CLK25M_ATA

Page Notes

Power aliases required by this page:

- PP3V3_PCI
- PP3V3_PWRON_SB
- PP2V5_PWRON_SB
- PP1V2_PWRON_SB



Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- PCI_64BIT
- Configures Shasta for 64-bit PCI
- NOTE: XGC required for Shasta GPIOs
- MPIC_NB/MPIC_SB
- Selects whether NorthBridge or SouthBridge MPIC will be used for interrupt controller.

NorthBridge / SouthBridge MPIC Routing



DRAWING
TITLE=FIZZY
ABBREV=DRAWING
LAST_MODIFIED=Mon Feb 23 19:04:13 2004

I2S1: Soft Modem
I2S2: S/P-DIF

Re-pin within each RPAK as necessary
DO NOT swap between RPAKS

61 23	I2S0_DEV_TO_SB_DTI	(I2S0_DEV_TO_SB_DTI)	W7	I2S0DTI_H
61 23	I2S0_SB_TO_DEV_DTO	I2S0_SB_TO_DEV_DTO_R	Y8	I2S0DTO_H
61 23	I2S0_MCLK	I2S0_MCLK_R	U8	I2S0MCLK_H
61 23	I2S0_BITCLK	I2S0_BITCLK_R	AA4	I2S0BITCLK_H
61 23	I2S0_SYNC	I2S0_SYNC_R	V5	I2S0SYNC_H

60 23 16 6	I2S1_DEV_TO_SB_DTI	(I2S1_DEV_TO_SB_DTI)	V18	I2S1DTI_H
60 23 16 6	I2S1_SB_TO_DEV_DTO	I2S1_SB_TO_DEV_DTO_R	AB5	I2S1DTO_H
60 23 16 6	I2S1_MCLK	I2S1_MCLK_R	V9	I2S1MCLK_H
60 23 16 6	I2S1_BITCLK	I2S1_BITCLK_R	AA4	I2S1BITCLK_H
60 23 16 6	I2S1_SYNC	I2S1_SYNC_R	AA7	I2S1SYNC_H
60 23 16 6	I2S1_RESET_L	(I2S1_RESET_L)	V5	GPIO_H_0

61 23	I2S2_DEV_TO_SB_DTI	(I2S2_DEV_TO_SB_DTI)	AA5	I2S2DTI_H
23	I2S2_SB_TO_DEV_DTO	I2S2_SB_TO_DEV_DTO_R	Y8	I2S2DTO_H
23	I2S2_MCLK	I2S2_MCLK_R	Y9	I2S2MCLK_H
61 23	I2S2_BITCLK	I2S2_BITCLK_R	AB4	I2S2BITCLK_H
61 23	I2S2_SYNC	I2S2_SYNC_R	W9	I2S2SYNC_H
61 23	I2S2_RESET_L	(I2S2_RESET_L)	Y2	GPIO_H_1

45 23 21 18 5	PP2V5_PWRON_SB			
18 6	I2C_SB_SCL	I2CCLK_H	Y9	I2CCLK_H
18 6	I2C_SB_SDA	I2CDATA_H	AB7	I2CDATA_H
18 6	SYS_WARM_RESET_L	RESET_L	E9	RESET_L
18 6	SB_STOPXTALS_L	STOPXTALS_L	W10	STOPXTALS_L
22 13	SMU_SUSPENDREQ_L	SUSPENDREQ_L	U11	SUSPENDREQ_L
18 6	SB_SUSPENDACK_L	SUSPENDACK_L	V11	SUSPENDACK_L
48 18	SYS_PME_L	PCI1PME_L	W18	PCI1PME_L
48 18	TP_SB_WATCHDOG	INTRWD_H	V12	INTRWD_H

18 6	JTAG_SB_TDI	TDI	AA13	TDI
18 6	JTAG_SB_TDO	TDO	W11	TDO
18 6	JTAG_SB_TCK	TCK	AB13	TCK
18 6	JTAG_SB_TMS	TMS	Y11	TMS
18 6	JTAG_SB_TRST_L	TRST_L	W12	TRST_L

18 6	I2C_SB_SCL	I2CCLK_H	Y9	I2CCLK_H
18 6	I2C_SB_SDA	I2CDATA_H	AB7	I2CDATA_H
18 6	SYS_WARM_RESET_L	RESET_L	E9	RESET_L
18 6	SB_STOPXTALS_L	STOPXTALS_L	W10	STOPXTALS_L
22 13	SMU_SUSPENDREQ_L	SUSPENDREQ_L	U11	SUSPENDREQ_L
18 6	SB_SUSPENDACK_L	SUSPENDACK_L	V11	SUSPENDACK_L
48 18	SYS_PME_L	PCI1PME_L	W18	PCI1PME_L
48 18	TP_SB_WATCHDOG	INTRWD_H	V12	INTRWD_H
18 6	JTAG_SB_TDI	TDI	AA13	TDI
18 6	JTAG_SB_TDO	TDO	W11	TDO
18 6	JTAG_SB_TCK	TCK	AB13	TCK
18 6	JTAG_SB_TMS	TMS	Y11	TMS
18 6	JTAG_SB_TRST_L	TRST_L	W12	TRST_L

23	SB_CLK18M_XTALI	XTALI	W13	XTALI
23	SB_CLK18M_XTALO_R	XTALO	V13	XTALO
23	SB_CLK25M_ATA	XTALI	U15	XTALI
23	SB_CLK25M_ATA	XTALO	V15	XTALO

51	XGI_CLK_H	Y4	SB_GPIO51	23
52	XGI_DT00_H	U7	SB_GPIO52	23
53	XGI_DT01_H	T9	NB_TO_SB_INT	23
54	XGI_DTI_H	W2	SMU_TO_SB_INT_L	13 23

48	PCI1C_BE_4_L	H22	SB_GPIO45	61
44	PCI1C_BE_5_L	K22	SB_GPIO46	23
46	PCI1C_BE_6_L	K20	SB_GPIO47	23
47	PCI1C_BE_7_L	K17	SYS_SLEWING_L	13 23 25 31
48	PCI1REQ64_L	L17	SB_GPIO49	23
49	PCI1ACK64_L	E18	SB_GPIO50	23

51	XGI_CLK_H	Y4	SB_GPIO51	23
52	XGI_DT00_H	U7	SB_GPIO52	23
53	XGI_DT01_H	T9	NB_TO_SB_INT	23
54	XGI_DTI_H	W2	SMU_TO_SB_INT_L	13 23

48	PCI1C_BE_4_L	H22	SB_GPIO45	61
44	PCI1C_BE_5_L	K22	SB_GPIO46	23
46	PCI1C_BE_6_L	K20	SB_GPIO47	23
47	PCI1C_BE_7_L	K17	SYS_SLEWING_L	13 23 25 31
48	PCI1REQ64_L	L17	SB_GPIO49	23
49	PCI1ACK64_L	E18	SB_GPIO50	23

51	XGI_CLK_H	Y4	SB_GPIO51	23
52	XGI_DT00_H	U7	SB_GPIO52	23
53	XGI_DT01_H	T9	NB_TO_SB_INT	23
54	XGI_DTI_H	W2	SMU_TO_SB_INT_L	13 23

48	PCI1C_BE_4_L	H22	SB_GPIO45	61
44	PCI1C_BE_5_L	K22	SB_GPIO46	23
46	PCI1C_BE_6_L	K20	SB_GPIO47	23
47	PCI1C_BE_7_L	K17	SYS_SLEWING_L	13 23 25 31
48	PCI1REQ64_L	L17	SB_GPIO49	23
49	PCI1ACK64_L	E18	SB_GPIO50	23

51	XGI_CLK_H	Y4	SB_GPIO51	23
52	XGI_DT00_H	U7	SB_GPIO52	23
53	XGI_DT01_H	T9	NB_TO_SB_INT	23
54	XGI_DTI_H	W2	SMU_TO_SB_INT_L	13 23

48	PCI1C_BE_4_L	H22	SB_GPIO45	61
44	PCI1C_BE_5_L	K22	SB_GPIO46	23
46	PCI1C_BE_6_L	K20	SB_GPIO47	23
47	PCI1C_BE_7_L	K17	SYS_SLEWING_L	13 23 25 31
48	PCI1REQ64_L	L17	SB_GPIO49	23
49	PCI1ACK64_L	E18	SB_GPIO50	23

Master: Link

Shasta Serial / Misc

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D DRAWING NUMBER 051-6532 REV. 03

SCALE NONE SHT 25 OF 103

APPLE COMPUTER INC.



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
359S0076	1	PULSAR, PBGA	U2600	

MASTER: GILA

PULSAR POWER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE	NONE		SHT
	26		OF 103



ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
27 25 _EI_CPU_CLK_P	EI_CPU_CLK	CLOCKS	EI_CPU_CLK
27 25 _EI_CPU_CLK_N	EI_CPU_CLK	CLOCKS	EI_CPU_CLK
27 25 _EI_CPU1_CLK_P	EI_CPU1_CLK	CLOCKS	EI_CPU1_CLK
27 25 _EI_CPU1_CLK_N	EI_CPU1_CLK	CLOCKS	EI_CPU1_CLK
26 25 _EI_NB_CLK_P	EI_NB_CLK	CLOCKS	EI_NB_CLK
26 25 _EI_NB_CLK_N	EI_NB_CLK	CLOCKS	EI_NB_CLK
27 25 _EI_CPU_SYNC	EI_SYNC	CLOCKS	
26 25 _EI_NB_SYNC		CLOCKS	
26 25 _EI_CPU1_SYNC	EI_CPU1_SYNC	CLOCKS	
25 22 _VSP_NB_CLK_P	VSP_NB_CLK	CLOCKS	VSP_NB_CLK
25 22 _VSP_NB_CLK_N	VSP_NB_CLK	CLOCKS	VSP_NB_CLK
36 25 _AGP_CLK66M_NB	AGP_NB_CLK	CLOCKS	
37 25 _AGP_CLK66M_GPU	AGP_GPU_CLK	CLOCKS	
43 25 _HT_CLK66M_NB	HT_NB_CLK	CLOCKS	
44 25 _HT_CLK66M_SB	HT_SB_CLK	CLOCKS	
45 25 _PCI_CLK66M_SB_INT	CLOCKS_PCI	CLOCKS	
45 5 _PCI_CLK33M_SB_EXT	CLOCKS_PCI	CLOCKS	
25 _PLS_EXTCLK	PLS_XTAL	CLOCKS	

DIFFERENTIAL SIGNALS SHOULD HAVE 5 MIL SPACING TO EACH OTHER
ALL SPACING GROUPS SHOULD HAVE 15 MIL SPACING TO SIGNALS NOT IN THEIR GROUP

EI_NB_SYNC IS PART OF EI_CPU_SYNC TOPOLOGY

SYM 1 OF 2		
OMIT U2600 PULSAR FSBGA		
GPCLK33_0	L4	PCI_CLK_GP0_R
GPCLK33_1	K4	PCI_CLK_GP1_R
VCLKN	A2	VSP_NB_CLK_N_C
VCLKP	B3	VSP_NB_CLK_P_C
HCLKN_0	B10	EI_CPU_CLK_N_C
HCLKN_1	C8	EI_CPU1_CLK_N_R
HCLKN_2	C4	EI_NB_CLK_N_C
HCLKP_0	A10	EI_CPU_CLK_P_C
HCLKP_1	B8	EI_CPU1_CLK_P_R
HCLKP_2	B5	EI_NB_CLK_P_C
GPCLK25_0	J3	PLS_CLK_66M_0_R
GPCLK25_1	J1	PLS_CLK_66M_1_R
PCLK25_0	K2	HT_CLK66M_NB_R
PCLK25_1	L1	RAM_CLK66M_NB_R
PCLK33_0	M6	PCI_CLK66M_SB_INT_R
PCLK33_1	L6	PCI_CLK_P1_R
PCLK33_2	M7	AGP_CLK66M_GPU_R
PCLK33_3	L9	PCI_CLK_P3_R
PCLK33_4	M10	PCI_CLK_P4_R
HTBEN_0	K11	CPU_HTBEN_R
HTBEN_1	M12	CPU1_HTBEN_R
NBSYNC	F11	EI_NB_SYNC_R
HSYNC_0	J10	EI_CPU_SYNC_R
HSYNC_1	M11	EI_CPU1_SYNC_R
REFCLK_0	G2	SB_CLK25M_ATA_R
REFCLK_1	H1	SATA_CLK25M_R
SLEWING* ERROR*	K9	SLEWING_L_R
	M8	CLOCK_ERROR_L
PCLK12	L11	HT_CLK66M_SB_R
PCLK15	L10	AGP_CLK66M_NB_R

MASTER: GILA

PULSAR CLOCKS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6532	REV. 03
	SCALE NONE	SHT 27 OF 103	



MASTER: GILA

U3LITE APPLE PI

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE		SHT	28 OF 103
NONE			





SELECT PROCESSOR CLOCK MULTIPLIER. PROCESSOR CLOCK(MHZ)= SYSTCLOCK * PLLMULT.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S1103	1	RES, 1K OHM, 1/16W, 5%, 0402	R3034	EI_3T01
114S1103	1	RES, 1K OHM, 1/16W, 5%, 0402	R3018	EI_2T01

SYSCLK * 12

SYSCLK * 8

SELECT EI BUS DIVIDER. BUS DATA RATE(BPS)= (PROCESSOR CLOCK) / BUSCFG.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S1103	3	RES, 1K OHM, 1/16W, 5%, 0402	R3024, R3026, R3028	EI_2T01
114S1103	3	RES, 1K OHM, 1/16W, 5%, 0402	R3024, R3026, R3012	EI_3T01
114S1103	3	RES, 1K OHM, 1/16W, 5%, 0402	R3024, R3010, R3028	NOSTUFF
114S1103	3	RES, 1K OHM, 1/16W, 5%, 0402	R3008, R3026, R3028	NOSTUFF
114S1103	3	RES, 1K OHM, 1/16W, 5%, 0402	R3008, R3010, R3012	NOSTUFF
114S1103	3	RES, 1K OHM, 1/16W, 5%, 0402	R3008, R3010, R3012	NOSTUFF

PROC / 2

PROC / 3

PROC / 4

PROC / 6

PROC / 8

PROC / 12

PROC / 16

SELECT ELASTIC MODE OR BYPASS.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S1103	1	RES, 1K OHM, 1/16W, 5%, 0402	R3036	
114S1103	1	RES, 1K OHM, 1/16W, 5%, 0402	R3020	NOSTUFF

BYPASS MODE

SELECT PLL FREQUENCY RANGE.


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S1103	2	RES, 1K OHM, 1/16W, 5%, 0402	R3030, R3032	CPU_PLL_LOW
114S1103	2	RES, 1K OHM, 1/16W, 5%, 0402	R3030, R3016	CPU_PLL_HIGH
114S1103	2	RES, 1K OHM, 1/16W, 5%, 0402	R3014, R3032	CPU_PLL_MEDIUM
114S1103	2	RES, 1K OHM, 1/16W, 5%, 0402	R3014, R3016	NOSTUFF

RESERVED

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S1103	1	RES, 1K OHM, 1/16W, 5%, 0402	R3022	AVPRESET OFF
114S1103	1	RES, 1K OHM, 1/16W, 5%, 0402	R3038	AVPRESET ON

* STUFF THESE ON Q45.

SYSTEM CONFIGURATION



MASTER: GILA

CPU STRAPS


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	30	103





MASTER: GILA

PROC DECOUPLING

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE		SHT	32 OF 103
NONE			



VID4 = 0, VID3 = 0				VID4 = 0, VID3 = 1				VID4 = 1, VID3 = 0				VID4 = 1, VID3 = 1			
VID2	VID1	VID0	Output	VID2	VID1	VID0	Output	VID2	VID1	VID0	Output	VID2	VID1	VID0	Output
0	0	0	1.550V	0	0	0	1.350V	0	0	0	1.150V	0	0	0	0.950V
0	0	1	1.525V	0	0	1	1.325V	0	0	1	1.125V	0	0	1	0.925V
0	1	0	1.500V	0	1	0	1.300V	0	1	0	1.100V	0	1	0	0.900V
0	1	1	1.475V	0	1	1	1.275V	0	1	1	1.075V	0	1	1	0.875V
1	0	0	1.450V	1	0	0	1.250V	1	0	0	1.050V	1	0	0	0.850V
1	0	1	1.425V	1	0	1	1.225V	1	0	1	1.025V	1	0	1	0.825V
1	1	0	1.400V	1	1	0	1.200V	1	1	0	1.000V	1	1	0	0.800V
1	1	1	1.375V	1	1	1	1.175V	1	1	1	0.975V	1	1	1	SHDN


S1			S0			Output			S1			S0			Output		
GND	GND	0.675V	OPEN	GND	0.875V	GND	REF	0.700V	OPEN	REF	0.900V	GND	OPEN	0.725V	OPEN	OPEN	0.925V
GND	VCC	0.750V	OPEN	VCC	0.950V	REF	GND	0.775V	VCC	GND	0.975V	REF	REF	0.800V	VCC	REF	1.000V
REF	OPEN	0.825V	VCC	OPEN	1.025V	REF	VCC	0.850V	VCC	OPEN	1.050V	VCC	VCC	1.050V	VCC	VCC	1.050V

CPU VCore Regulator

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	33 OF 103
NONE		



CPU Current Monitoring

Place close to CPU Power Supply

CPU Thermal Diode Circuit

Place close to CPU

CPU Voltage Monitoring

Place near center of CPU

SMU Voltage Reference


Place close to SMU

CPU Temp Monitoring

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
	SCALE	SHT	
	NONE	36 OF	103



MASTER: GILA

U3LITE MEMORY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

D

051-6532

03

SCALE

NONE

SHT


37 OF 103

	8	7	6	5	4	3	2	1	
	Page Notes			No series termination on data signals			No series termination on strobe signals		
D	Power aliases required by this page: (NONE)								
	Signal aliases required by this page: (NONE)								
	BOM options provided by this page: (NONE)								
	NOTE: SO-DIMMs only use 2 of the 3 clocks provided for each DIMM module. Unused clocks renamed below.								
C	Series Termination for Clock/Control Signals RP38xx can be swapped if the 3rd number in reference designator (RP38x0) is the same.								
B	CCKE pulldowns to put RAM into self refresh during sleep								
A									
	Memory Series Term NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART								
	APPLE COMPUTER INC.								
	SIZE D DRAWING NUMBER 051-6532 REV. 03								
	SCALE NONE SHT 38 OF 103								

	8	7	6	5	4	3	2	1										
	Page Notes			No series termination on data signals			No series termination on strobe signals											
	Power aliases required by this page: (NONE)																	
	Signal aliases required by this page: (NONE)																	
	BOM options provided by this page: (NONE)																	
	NOTE: SO-DIMMs only use 2 of the 3 clocks provided for each DIMM module. Unused clocks renamed below.																	
D	33 RAM CLK C P R — ALTAS — TP RAM CLK C P MAKE_BASE=TRUE 33 RAM CLK C N R — ALTAS — TP RAM CLK C N MAKE_BASE=TRUE 33 RAM CLK F P R — ALTAS — TP RAM CLK F P MAKE_BASE=TRUE 33 RAM CLK F N R — ALTAS — TP RAM CLK F N MAKE_BASE=TRUE																	
C																		
B	CLOCKS Series Termination for Clock/Control Signals RP38x0 is the same. CKE pulldowns to put RAM into self refresh during sleep																	
A																		
							<table border="1"> <thead> <tr> <th>SIZE</th><th>DRAWING NUMBER</th><th>REV.</th></tr> </thead> <tbody> <tr> <td>D</td><td>051-6532</td><td>03</td></tr> <tr> <td>SCALE</td><td>NONE</td><td>SHT OF 38 103</td></tr> </tbody> </table>			SIZE	DRAWING NUMBER	REV.	D	051-6532	03	SCALE	NONE	SHT OF 38 103
SIZE	DRAWING NUMBER	REV.																
D	051-6532	03																
SCALE	NONE	SHT OF 38 103																
	8	7	6	5	4	3	2	1										

	8	7	6	5	4	3	2	1	
	Page Notes Power aliases required by this page: (NONE) Signal aliases required by this page: (NONE) BOM options provided by this page: (NONE) NOTE: SO-DIMMs only use 2 of the 3 clocks provided for each DIMM module. Unused clocks renamed below.				No series termination on data signals		No series termination on strobe signals		
D									
C									
B									
A									

	8	7	6	5	4	3	2	1	
	Page Notes			No series termination on data signals			No series termination on strobe signals		
D	Power aliases required by this page: (NONE)								
	Signal aliases required by this page: (NONE)								
	BOM options provided by this page: (NONE)								
	NOTE: SO-DIMMs only use 2 of the 3 clocks provided for each DIMM module. Unused clocks renamed below.								
C	Series Termination for Clock/Control Signals RP38xx can be swapped if the 3rd number in reference designator (RP38x0) is the same.								
B	CCKE pulldowns to put RAM into self refresh during sleep								
A									
	Memory Series Term NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART								
	APPLE COMPUTER INC.								
	SIZE D DRAWING NUMBER 051-6532 REV. 03								
	SCALE NONE SHT 38 OF 103								



	8	7	6	5	4	3	2	1	
	Page Notes			No series termination on data signals			No series termination on strobe signals		
D	Power aliases required by this page: (NONE)								
	Signal aliases required by this page: (NONE)								
	BOM options provided by this page: (NONE)								
	NOTE: SO-DIMMs only use 2 of the 3 clocks provided for each DIMM module. Unused clocks renamed below.								
C	Series Termination for Clock/Control Signals RP38xx can be swapped if the 3rd number in reference designator (RP38x0) is the same.								
B	CCKE pulldowns to put RAM into self refresh during sleep								
A									
	Memory Series Term NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART								
	APPLE COMPUTER INC.								
	SIZE D DRAWING NUMBER 051-6532 REV. 03								
	SCALE NONE SHT 38 OF 103								

[illegible][illegible]

	8	7	6	5	4	3	2	1	
	Page Notes			No series termination on data signals			No series termination on strobe signals		
D	Power aliases required by this page: (NONE)								
	Signal aliases required by this page: (NONE)								
	BOM options provided by this page: (NONE)								
	NOTE: SO-DIMMs only use 2 of the 3 clocks provided for each DIMM module. Unused clocks renamed below.								
C	Series Termination for Clock/Control Signals (RP38x0) is the same.								
B	CCKE pulldowns to put RAM into self refresh during sleep								
A									

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

NOTE: SO-DIMMs only use 2 of the 3 clocks
provided for each DIMM module.
Unused clocks renamed below.

CLOCKS

Series Termination for Clock/Control Signals
RPAKs can be swapped if the 3rd number in reference designator (RP38x0) is the same.

CKE pulldowns to put RAM into self refresh during sleep

Memory Series Term

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC., THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D DRAWING NUMBER REV.
D 051-6532 03


SHT 38 OF 103

APPLE COMPUTER INC.

	8	7	6	5	4	3	2	1	
	Page Notes			No series termination on data signals			No series termination on strobe signals		
D	Power aliases required by this page: (NONE)								
	Signal aliases required by this page: (NONE)								
	BOM options provided by this page: (NONE)								
	NOTE: SO-DIMMs only use 2 of the 3 clocks provided for each DIMM module. Unused clocks renamed below.								
C									
B	CCKE pulldowns to put RAM into self refresh during sleep								
A									
	Series Termination for Clock/Control Signals								
	RP3800			RP3810			DIMM "A"		
	RP3801			RP3820			DIMM "B"		
	RP3802			RP3830					
	RP3803			RP3840					
	RP3804			RP3841					
	RP3805			RP3842					
	RP3806			RP3843					
	RP3807			RP3844					
	RP3808			RP3845					
	RP3809			RP3846					
	RP3810			RP3847					
	RP3811			RP3848					
	RP3812			RP3849					
	RP3813			RP3850					
	RP3814			RP3851					
	RP3815			RP3852					
	RP3816			RP3853					
	RP3817			RP3854					
	RP3818			RP3855					
	RP3819			RP3856					
	RP3820			RP3857					
	RP3821			RP3858					
	RP3822			RP3859					
	RP3823			RP3860					
	RP3824			RP3861					

	8	7	6	5	4	3	2	1	
	Page Notes Power aliases required by this page: (NONE) Signal aliases required by this page: (NONE) BOM options provided by this page: (NONE) NOTE: SO-DIMMs only use 2 of the 3 clocks provided for each DIMM module. Unused clocks renamed below.				No series termination on data signals		No series termination on strobe signals		
D									
C									
B									
A									

[illegible][illegible][illegible]



Page Notes

Power aliases required by this page:
- _PP2V5_PWRON_DIMM
- _PPSPD_DIMM (2.5V - 3.3V)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Slot "A"
Standard
Factory Slot

Slot "B"
Reversed
Customer Slot

DDR VRef

One 0.1uF per connector

DDR Bypass Caps

(For return current)

Slot "A"

Slot "B"

DDR SODIMM CONNS


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	
NONE	40 OF	103



	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
37 36 _AGP_CBE<1..0>	AGP_AD_0		AGP_DATA		446
37 36 _AGP_CBE<3..2>	AGP_AD_1		AGP_DATA		448
37 36 _AGP_SB_STBF	AGP_SB_STBS		AGP_STROBE	AGP_SB_STB	449
37 36 _AGP_SB_STBS	AGP_SB_STBS		AGP_STROBE	AGP_SB_STB	450
37 36 _AGP_AD_STBF<0>	AGP_AD_STB_0		AGP_STROBE	AGP_AD_STB0	451
37 36 _AGP_AD_STBS<0>	AGP_AD_STB_0		AGP_STROBE	AGP_AD_STB0	452
37 36 _AGP_AD_STBF<1>	AGP_AD_STB_1		AGP_STROBE	AGP_AD_STB1	453
37 36 _AGP_AD_STBS<1>	AGP_AD_STB_1		AGP_STROBE	AGP_AD_STB1	454
37 36 _AGP_DBI_L0	AGP_AD_0		AGP_DATA		455
37 36 _AGP_DBI_HI	AGP_AD_STB_1		AGP_DATA		456
37 36 _AGP_AD<15..0>	AGP_AD_0		AGP_DATA		457
37 36 _AGP_AD<31..16>	AGP_AD_1		AGP_DATA		458
37 36 _AGP_SBA_L<7..0>	AGP_SBA		AGP_DATA		459

DBI_HI IS NOT A STROBE BUT SHARES THE SAME TOPOLOGY AS A STROBE

LEVEL SHIFTER FOR U3LITE
AGP_BUSY AND STOP ARE NOT USED IN ALL DESIGNS




MASTER: GILA

U3LITE AGP

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
	SCALE	SHT	
	NONE	48 OF 103	



U3LITE AGP I/O REFERENCE
(PLACE CLOSE TO GPU AGP BALL)

27MHz OSC
(PLACE THE OSCILLATOR AND R4981 AND RR4982
CLOSE TO GPU PIN AJ29)

CRITICAL
U4900
RAGE MOBILITY
M10-CSP64
64MB
BGA
(1 OF 6)
OMIT

U3LITE SIGNAL

U4900
RAGE MOBILITY
M10-CSP64
64MB
BGA
(2 OF 6)
OMIT


OMIT
U4900
RAGE MOBILITY
M10-CSP64
64MB
BGA
(6 OF 6)

M11 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE	SHT		49 OF 103
	NONE		



Page Notes

Power aliases required by this page:
_PP1V5_GPU_AGP, _PP3V3_GPU, PPVCORE_GPU

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Net Spacing Type: LVDS

Line To Line: 15 mils
Length Tolerance: 50 mils
Primary Max Sep: 10 mils
Secondary Max Sep: 100 mils
Secondary Length: 250 mils

NOTE: Target differential impedance for LVDS data pairs is 100 ohms.

GPU VCORE - 1.2V

(PUT ALL CAPS BELOW ATI ASIC)

M11 CORE PWR/LVDS/TMDS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE	SHT		OF
	51		103



M11 POWER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER		REV.
	D	051-6532	03
SCALE	SHT		OF
	NONE	52	103

Power aliases required by this page:
(None)


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Line To Line:	15 mils
Length Tolerance:	50 mils
Primary Max Sep:	10 mils
Secondary Max Sep:	100 mils
Secondary Length:	250 mils

The top layer of the PCB layout includes the following components and values:

- EXT_TMSD L5720 400-0HM-EMI** (SM-1)
- EXT_TMSD L5730 400-0HM-EMI** (SM-1)
- EXT_TMSD C5726 100uF** (6.3V CERM 885)
- PP3V3 ST** (MIN LINE WIDTH=15 MIL, MIN NECK WIDTH=10 MIL)
- EXT_TMSD C5730 100uF** (6.3V CERM 885)
- EXT_TMSD C5731 100pF** (50V CERM 462)
- EXT_TMSD C5732 100pF** (50V CERM 462)
- EXT_TMSD C5733 100pF** (50V CERM 462)
- EXT_TMSD C5734 100pF** (50V CERM 462)
- EXT_TMSD L5739 400-0HM-EMI** (SM-1)
- PP3V3 ST VCC** (MIN LINE WIDTH=15 MIL, MIN NECK WIDTH=10 MIL)
- EXT_TMSD C5735 100uF** (6.3V CERM 885)
- EXT_TMSD C5736 100pF** (50V CERM 462)
- EXT_TMSD C5737 100pF** (50V CERM 462)
- EXT_TMSD C5738 100pF** (50V CERM 462)
- EXT_TMSD C5739 100pF** (50V CERM 462)



TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN
CMF LINE SHOULD BE ROUTED AS 4MIL SURFACE
TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

The diagram illustrates the timing of several GPU_TMSD signals relative to TMSD signals. The signals shown are:

- GPU_TMSD_CLKIN_R**: Input clock signal.
- GPU_TMSD_CLKP_R**: Input clock signal.
- GPU_TMSD_DN_R<0>**: Input signal for data bus 0.
- GPU_TMSD_DP_R<0>**: Input signal for data bus 0.
- GPU_TMSD_DP_R<1>**: Input signal for data bus 1.
- GPU_TMSD_DN_R<1>**: Input signal for data bus 1.
- GPU_TMSD_DP_R<2>**: Input signal for data bus 2.
- GPU_TMSD_DN_R<2>**: Input signal for data bus 2.

The TMSD signals shown are:

- TMSD_CLKIN**: Output clock signal.
- TMSD_CLKP**: Output clock signal.
- TMSD_DN<0>**: Output signal for data bus 0.
- TMSD_DP<0>**: Output signal for data bus 0.
- TMSD_DP<1>**: Output signal for data bus 1.
- TMSD_DN<1>**: Output signal for data bus 1.
- TMSD_DP<2>**: Output signal for data bus 2.
- TMSD_DN<2>**: Output signal for data bus 2.

The diagram shows that the GPU_TMSD signals are sampled by the TMSD signals. The sampling is performed by a 5kΩ resistor and a 1/16W SM1 (Signal Monitoring and Control) block. The timing is shown for three data buses (0, 1, and 2).

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN
CMF LINE SHOULD BE ROUTED AS 4MIL SURFACE
TRACE SO THAT IT MAY BE CUT BETWEEN CAPS


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


[illegible]

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
	SCALE	SHT	OF
	NONE	57	103





PK



Page Notes

Power aliases required by this page:
- _PP3V3_PCI

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE_x_ITEM symbol to declare U7500 part number.

Master: Fizzy

BootROM


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_AIRPORT	CLOCKS	

PCI_CLK33M_AIRPORT 5 47

Page Notes

Power aliases required by this page:

- _PP3V3_PCI

Signal aliases required by this page:

- _PCI_CLK33M_AIRPORT (33MHz PCI clock)

BOM options provided by this page:

(NONE)

PCI Devices implemented on this page:

AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.

AirPort Extreme

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DRAWING
TITLE=FIZZY
ABBREV=DRAWING
LAST_MODIFIED=Mon Feb 23 19:06:53 2004



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	76	103



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_USB2	CLOCKS	

PCI_CLK33M_USB2 5 48

Page Notes

Power aliases required by this page:
- _PPVIO_PCI (to 3.3V or 5V)

Signal aliases required by this page:
- _PCI_CLK33M_USB2 (33MHz PCI clock)

BOM options provided by this page:
(NONE)

PCI Devices implemented on this page:
AD27 (Slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports D3cold.

Master: Fizzy

USB 2.0 PCI Interface

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DRAWING
TITLE=FIZZY
ABBREV=DRAWING
LAST_MODIFIED=Mon Feb 23 19:07:00 2004



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	77	103



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_CBUS	CLOCKS	

Page Notes

Power aliases required by this page:

- _PP5V_CBUS
- _PP3V3_CBUS
- _PP3V3_PCI
- _PP2V5_PCI
- _PPVIO_PCI (to _PP5V_PCI or _PP3V3_PCI)

NOTE: All 4 rails MUST implement the same power state (PWRON or RUN). For PWRON must alias _PCI_CBUS_RESET_L to SYS_WARM_RESET_L. For RUN must alias to _PCI_RESET_L instead.

Signal aliases required by this page:

- _PCI_CBUS_RESET_L (see note above)
- _PCI_CLK33M_CBUS (33MHz PCI clock)

BOM options provided by this page:

(NONE)

PCI Devices implemented on this page:


AD21 (Slot "E") - CardBus (0x104C/0xAC56)

Power Sequencing:

Power Up	Power Down
1. Assert RESET	1. Assert RESET
2. _PP3V3_PCI	2. _PPVIO_PCI
3. _PPVIO_PCI	3. _PP3V3_PCI


(_PPVIO_PCI can be same as _PP3V3_PCI)

NOTE: This CardBus implementation does not provide PME# or 12V Vpp support.




DRAWING
TITLE=FIZZY
ABBREV=DRAWING
LAST_MODIFIED=Mon Feb 23 19:07:07 2004

PC Card Power Switch



PC Card/CardBus Connector



CardBus Interface

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE	NONE	SHT	78 OF 103



Page Notes

Power aliases required by this page:
- _PP1V2_PWRON_DISK

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Net Spacing Type: SATA

Line To Line: 15 mils
Length Tolerance: 50 mils
Primary Max Sep: 10 mils outer
Primary Max Sep: 9 mils inner
Secondary Max Sep: 100 mils
Secondary Length: 500 mils

NOTE: Target differential impedance for SATA data pairs is 100 ohms.

Master: Link

Shasta Disk


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
PROVIDED BY SATA CONTROLLER	SATA	SATA_BR_RXD	SATA_BR_RXD_P 51
	SATA	SATA_BR_RXD	SATA_BR_RXD_N 51
	SATA	SATA_BR_TXD	SATA_BR_TXD_P 51
	SATA	SATA_BR_TXD	SATA_BR_TXD_N 51
	CLOCKS		SATA_CLK25M 5 51
PATA_HOST			PATA_DD<15..8> 6 51 52
PATA_DD7			PATA_DD<7> 6 51 52
PATA_HOST			PATA_DD<6..0> 6 51 52
PATA_HOST			PATA_DA<3..0> 6 51 52
PATA_HOST			PATA_CS0_L 6 51 52
PATA_HOST			PATA_HSTROBE 6 51 52
PATA_HOST			PATA_STOP 6 51 52
PATA_HOST_R			PATA_DMACK_L 6 51 52
PATA_HOST_R			PATA_RESET_L 6 51 52
PATA_DEV_R_C			PATA_DSTROBE 51 52
PATA_DEV_R			PATA_DMARQ 51 52
PATA_DEV_R			PATA_INTRQ 51 52

Page Notes

Power aliases required by this page:

- _PP3V3_SATABR
- _PP1V8_SATABR


Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- SATA_1_BRIDGE (/ SATA_1_CONN)

Selects whether 88SA8040 SATA Bridge or SATA connector is connected to Shasta SATA port 1.



88SA8040 Config Straps (Device Mode):				
T<1..0> - Vendor Unique (VU) and Read/Write Long	T<4..3> - Reference Clock Configuration	T6 - Power Mode Enable	CNFG<2..0> - Mode Configuration	H_IOCS16_N - DMA_EN
T<1..0> VU Type R/W Long Type	T<4..3> Clock Frequency	1 - Enable translation of ATA power management commands into SATA Partial or Slumber mode	CNFG<2..0> Mode	1 - Good status on Set Features to set DMA
00 1 1	00 20 MHz	0 - Disable translation (Internal Pull-down)	000 Device Mode - 100MB/s	0 - Error status on Set Features to set DMA (Internal Pull-up)
01 1 2	01 25 MHz		001 Device Mode - 133MB/s	
10 1 1 (default)	10 30 MHz		010 Device Mode - 150MB/s (default)	
11 2 2	11 40 MHz		100 Host Mode - 100MB/s	
T2 - SSC Enable	(Internal Pull-downs)	T7 - Plug-in (output)	101 Host Mode - 133MB/s	H_PDIAAG_N - PATA_ORDER
1 - Enable SATA Spread Spectrum Clocking	T5 - Fixed UDMA	1 - SATA cable plugged in	110 Host Mode - 150MB/s	1 - Reverse Order mode for Parallel ATA pins
0 - Disable SATA Spread Spectrum Clocking (Internal Pull-down)	1 - UDMA mode fixed by CNFG<2..0> pins	0 - SATA cable unplugged (Internal Pull-down)	011 Reserved	0 - Normal Order mode
	0 - UDMA mode adjustable with Set Features (Internal Pull-up)		111 Reserved	
				ATAIOSEL - ATA I/O Enable
				1 - Enable output to ATA bus
				0 - Disable output to ATA bus (Internal Pull-up)

DRAWING
TITLE=FIZZY
ABBREV=DRAWING
LAST_MODIFIED=Mon Feb 23 19:07:28 2004

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6532	REV. 03
	SCALE NONE	SHT 81 OF 103	

Page Notes

Power aliases required by this page:

- _PP5V_PATA
- _PP5V_UATA
- _PP3V3_PATA
- _PP3V3_UATA

Signal aliases required by this page:


(NONE)

BOM options provided by this page:


(NONE)

NOTE: ATA constraints are expected to be defined on another page (ATA host) and apply to this page via XNets.

UATA (SouthBridge) Connector



PATA (SATA Bridge) Connector



IDE Connectors

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	83	103



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
	15 MIL SPACING		ENET_CLK125M_GBE_REF_R 54
	15 MIL SPACING		ENET_CLK125M_RX_R 54
	15 MIL SPACING		ENET_CLK25M_TX_R 54
ENET_MDI	ENET	ENET_MDI0	ENET_MDI_P<0> 54 55
ENET_MDI	ENET	ENET_MDI0	ENET_MDI_N<0> 54 55
ENET_MDI	ENET	ENET_MDI1	ENET_MDI_P<1> 54 55
ENET_MDI	ENET	ENET_MDI1	ENET_MDI_N<1> 54 55
ENET_MDI	ENET	ENET_MDI2	ENET_MDI_P<2> 54 55
ENET_MDI	ENET	ENET_MDI2	ENET_MDI_N<2> 54 55
ENET_MDI	ENET	ENET_MDI3	ENET_MDI_P<3> 54 55
ENET_MDI	ENET	ENET_MDI3	ENET_MDI_N<3> 54 55
VESTA_CLK25M_XTAL	15 MIL SPACING		VESTA_CLK25M_XTALI 54
	15 MIL SPACING		VESTA_CLK25M_XTALO 54
	15 MIL SPACING		VESTA_CLK25M_XTALO_R 54

Page Notes

Power aliases required by this page:
- _PP3V3_ENET
- _PP2V5_ENETFW
- _PP1V2_ENETFW

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Net Spacing Type: ENET

Line To Line: 15 mils
Length Tolerance: 50 mils
Primary Max Sep: 5 mils
Secondary Max Sep: 100 mils
Secondary Length: 500 mils

NOTE: Target differential impedance for ENET data pairs is 100 ohms.

Vesta Config Straps:			
PHYA<4..0> - PHY Address Select (Internal Pull-downs)	MANMS - Manual Master/Slave Configuration Select Sets manual master/slave configuration enable bit (Internal Pull-down)		
EN_10B - TBI Interface Select 1 - TBI/RTBI Mode 0 - GMII/RGMII Mode (Internal Pull-down)	HUB - Repeater Select Sets Hub/DTE bit and master/slave configuration value bit (Internal Pull-down)		
RGMIIEN - RGMII Enable 1 - RGMII/RTBI Mode 0 - GMII/TBI Mode (Internal Pull-down)	ER - Edge Rate Select 1 - Rise time approx. 5 ns 0 - Rise time approx. 4 ns (Internal Pull-down)		
FDX - Full-Duplex Select Sets manual duplex mode bit (Internal Pull-up)	AN_EN - Auto-Negotiation Select 1 - Auto-negotiation enabled 0 - Auto-negotiation disabled (Internal Pull-up)		
F1000 - Speed Select See table below (Internal Pull-up)	TXC_RXC_DELAY 1 - If RGMII Mode enabled, RXC clock and GTCLK are delayed by 1.9 ns 0 - No clock delay (Internal Pull-down)		
SPD0 - Speed Select See table below (Internal Pull-down)			
AN_EN	F1000	SPD0	Description
0	0	0	Force 10BASE-T
0	0	1	Force 100BASE-TX
0	1	X	Force 1000BASE-T (test use only)
1	0	0	Auto-negotiate advertise 10BASE-T
1	0	1	Auto-negotiate advertise 10/100BASE-TX
1	1	0	Auto-negotiate advertise 10/100/1000BASE-T
1	1	1	Auto-negotiate advertise 1000BASE-T

DRAWING
TITLE=FIZZY
ABBREV=DRAWING
LAST_MODIFIED=Mon Feb 23 19:07:51 2004

Master: Link

Vesta Ethernet PHY

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE		SHT	86 OF 103
NONE			



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PROVIDED	ENET	ENET RJ45_0
	ENET	ENET RJ45_0
	ENET	ENET RJ45_1
BY	ENET	ENET RJ45_1
	ENET	ENET RJ45_2
	ENET	ENET RJ45_2
ETHERNET	ENET	ENET RJ45_3
	ENET	ENET RJ45_3
	ENET	ENET RJ45_3
PHY	ENET	ENET RJ45_3
	ENET	ENET RJ45_3
	ENET	ENET RJ45_3

Page Notes

Power aliases required by this page:
- _PP2V5_ENET
- _GND_CHASSIS_ENET

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Ethernet Connector

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6532	REV.	03
SCALE	NONE	SHT	87	OF	103



ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
FW	FW		
FW	FW		
FW_LPS	FW		
FW_LREQ	FW		
FW_PINT	FW		
FW_LCLK	FW	15_MIL_SPACING	
FW_PCLK	FW	15_MIL_SPACING	
		15_MIL_SPACING	

FW_DATA<7..0>	56 57
FW_CTL<1..0>	56 57
FW_LPS	56 57
FW_LREQ	56 57
FW_PINT	56 57
FW_CLK98M_LCLK	56 57
FW_CLK98M_PCLK	56 57
FW_CLK98M_LCLK_R	56

Page Notes

Power aliases required by this page:
- _PP2V5_PWRON_SB

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Master: Link

Shasta FireWire

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	88	103

DRAWING

TITLE=FIZZY

ABBREV=DRAWING

LAST_MODIFIED=Mon Feb 23 19:08:06 2004

ELECTRICAL_CONSTRAINT_SET		NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
	(PROVIDED BY LINK PAGE)	15_MIL_SPACING		FW_CLK98M_PCLK_R 57
	FW_TPA1	FW	FW_TPA0	FW_TPA_P<0> 57 58
	FW_TPA1	FW	FW_TPA0	FW_TPA_N<0> 57 58
	FW_TPB1	FW	FW_TPB0	FW_TPB_P<0> 57 58
	FW_TPB1	FW	FW_TPB0	FW_TPB_N<0> 57 58
	FW_TPA2	FW	FW_TPA1	FW_TPA_P<1> 57 58
	FW_TPA2	FW	FW_TPA1	FW_TPA_N<1> 57 58
	FW_TPB2	FW	FW_TPB1	FW_TPB_P<1> 57 58
	FW_TPB2	FW	FW_TPB1	FW_TPB_N<1> 57 58
	FW_TPA3	FW	FW_TPA2	FW_TPA_P<2> 57 58
	FW_TPA3	FW	FW_TPA2	FW_TPA_N<2> 57 58
	FW_TPB3	FW	FW_TPB2	FW_TPB_P<2> 57 58
	FW_TPB3	FW	FW_TPB2	FW_TPB_N<2> 57 58
	VESTA_CLK24M_XTAL	15_MIL_SPACING		VESTA_CLK24M_XTAL_I 57
		15_MIL_SPACING		VESTA_CLK24M_XTAL_O 57
		15_MIL_SPACING		VESTA_CLK24M_XTAL_O_R 57

Page Notes

- _PPFW_PHY

- _PP3V3_FW
- _PP3V3_ENETFW
- _PP2V5_ENETFW
- _PP1V2_ENETFW

Signal aliases required by this page:
(NONE)

- VESTA_DS_ONLY_EN0


See straps table for more information

- VESTA_PWR_CLASS_0
If stuffed, adds external pull-down to counter internal pull-up in Vesta.
See straps table for more information.

Net Spacing Type: FW

Line To Line:	15 mils
Length Tolerance:	100 mils
Primary Max Sep:	7.5 mils
Secondary Max Sep:	100 mils
Secondary Length:	500 mils

NOTE: Target differential impedance for FW data pairs is 110 ohms.



PWR CLASS - FireWire Power Class

```
PWR_CLASS - FireWire Power Class
1 - Sets Power Class to 0x4
0 - Sets Power Class to 0x0
(Internal Pull-up)
```

DS_ONLY_EN0 - Port 0 Data/Strobe
1 - Port 0 Data/Strobe mode only
0 - Port 0 Bilingual mode
(Internal Pull-down)

DRAWING
TITLE=FIZZY
ABBREV=DRAWING
LAST_MODIFIED=Mon Feb 23 19:08:14 2004

Master: [Link](#)

Vesta FireWire PHY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER
------	----------------

SIZE	DRAWING NUMBER	REV
------	----------------	-----

 APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051 0500	03

D	051-6532	03
---	----------	----

SCALE	SHT	OF	100
-------	-----	----	-----

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PROVIDED	FW	FW_PORT1_TPA_P_FL
BY	FW	FW_PORT1_TPA_N_FL
PHY	FW	FW_PORT1_TPB_P_FL
PAGE	FW	FW_PORT1_TPB_N_FL

Page Notes

Power aliases required by this page:

- _PPFW_PORT1
- _PPFW_PORT2
- _PPFW_PORT3
- _PP3V3_FW
- _GND_CHASSIS_FW_PORT1
- _GND_CHASSIS_FW_PORT2
- _GND_CHASSIS_FW_PORT3

Signal aliases required by this page:

(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:


(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)



Termination

Place close to FireWire PHY




3rd TPA/TPB pair unused


(Is this correct for Vesta?)




"Snapback" & "Late VG" Protection



Cable Power



PORT 1 BILINGUAL




AREF needs to be isolated from all local grounds per 1394b spec


When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b V1.33


Cable Power



"Snapback" & "Late VG" Protection



PORT 2 1394A



FireWire Ports

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	90	103



ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
USB2_0	USB2	USB2	USB2_P<0>
USB2_0	USB2	USB2	USB2_N<0>
USB2_1	USB2	USB2	USB2_P<1>
USB2_1	USB2	USB2	USB2_N<1>
USB2_2	USB2	USB2	USB2_P<2>
USB2_2	USB2	USB2	USB2_N<2>
USB2_3	USB2	USB2	USB2_P<3>
USB2_3	USB2	USB2	USB2_N<3>
USB2_4	USB2	USB2	USB2_P<4>
USB2_4	USB2	USB2	USB2_N<4>
USB2_NEC_XTAL		15_MIL_SPACING	NEC_CLK30M_XT1
		15_MIL_SPACING	NEC_CLK30M_XT2
		15_MIL_SPACING	NEC_CLK30M_XT2_R

Page Notes

Power aliases required by this page: - _PP3V3_PWRON_USB
Signal aliases required by this page: (NONE)
BOM options provided by this page: (NONE)
Net Spacing Type: USB2
Line To Line: 19.5 mils
Length Tolerance: 50 mils
Primary Max Sep: 7.5 mils
Secondary Max Sep: 100 mils
Secondary Length: 500 mils
NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

U2300 SHASTA V1.0 BGA (8 OF 8) OMIT	NC0 P7 TP_SB_NC_P7
	NC1 P8 TP_SB_NC_P8
	NC2 R3 TP_SB_NC_R3
	NC3 R4 TP_SB_NC_R4
	NC4 R5 TP_SB_NC_R5
	NC5 R6 TP_SB_NC_R6
	NC6 R7 TP_SB_NC_R7
	NC7 R8 TP_SB_NC_R8
	NC8 T1 TP_SB_NC_T1
	NC9 T2 TP_SB_NC_T2
	NC10 T3 TP_SB_NC_T3
	NC11 T4 TP_SB_NC_T4
	NC12 T5 TP_SB_NC_T5
	NC13 T6 TP_SB_NC_T6
	NC14 T7 TP_SB_NC_T7
	NC15 T8 TP_SB_NC_T8
	NC16 U1 TP_SB_NC_U1
	NC17 U2 TP_SB_NC_U2
	NC18 U3 TP_SB_NC_U3
	NC19 U4 TP_SB_NC_U4
	NC20 U5 TP_SB_NC_U5
	NC21 U6 TP_SB_NC_U6
	NC22 V1 TP_SB_NC_V1
	NC23 V2 TP_SB_NC_V2
	NC24 V3 TP_SB_NC_V3
	NC25 V4 TP_SB_NC_V4
	NC26 W1 TP_SB_NC_W1
	NC27 W3 TP_SB_NC_W3
	NC28 Y1 TP_SB_NC_Y1
	NC29 Y3 TP_SB_NC_Y3

Master: Fizzy

USB Host Interfaces

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE	NONE	SHT	91 OF 103

```
Power aliases required by this page:
- PP3V3_PWRON_MODEM
  Spec Load: 0.5 A active, 3 mA auxiliary
```

```
Signal aliases required by this page:
(NONE)
```

```
BOM options provided by this page:
(NONE)
```

Supports both The Last Dash and Q52 Modems



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	94	103

Power aliases required by this page:
- `_PP5V_PWRON_AUDIO`
- `_PP3V3_PWRON_AUDIO`

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

NOTE: It is considered the responsibility of the audio section to provide the appropriate pull-ups and pull-downs for ALL audio GPIOs.

23 I2S0_SYNC 1 2 I2S0_SYNC_F 6 61
0402
L9530
FERR-220-0HM

23 I2S0_MCLK 1 2 I2S0_MCLK_F 6 61
0402
L9531
FERR-220-0HM

23 I2S0_DEV_TO_SB_DTI 1 2 I2S0_DEV_TO_SB_DTI_F 6 61
0402
L9532
FERR-220-0HM

23 I2S0_SB_TO_DEV_DTO 1 2 I2S0_SB_TO_DEV_DTO_F 6 61
0402
L9533
FERR-220-0HM

23 6 AUDIO_SPKR_MUTE_L 1 2 AUDIO_SPKR_MUTE_L_F 61
0402
L9534
FERR-220-0HM

23 I2S0_RESET_L 1 2 I2S0_RESET_L_F 6 61
0402
L9535
FERR-220-0HM

23 I2S0_BITCLK 1 2 I2S0_BITCLK_F 6 61
0402
L9536
FERR-220-0HM

23 I2S2_SYNC 1 2 I2S2_SYNC_F 6 61
0402
L9537
FERR-220-0HM

23 I2S2_BITCLK 1 2 I2S2_BITCLK_F 6 61
0402
L9538
FERR-220-0HM

23 I2S2_DEV_TO_SB_DTI 1 2 I2S2_DEV_TO_SB_DTI_F 6 61
0402
L9539
FERR-220-0HM

23 I2S2_RESET_L 1 2 I2S2_RESET_L_F 6 61
0402
L9540
FERR-220-0HM

Place shorts at 3.3V and 5V regulators

XW9505
SM
PP5V PWRON AUDIO 2 1
VOLTAGE=5V
MIN LINE WIDTH=20 mil
MIN NECK WIDTH=10 mil

This is an internal board short

CRITICAL J9500
Q1500406-L111
M-ST-SM1
41 42

Place shorts at 3.3V and 5V regulators

XW9503
SM
PP3V3 PWRON AUDIO 6 1
VOLTAGE=3V
MIN LINE WIDTH=20 mil
MIN NECK WIDTH=10 mil

This is an internal board short

PP5V RUN AUDIO 6
AUDIO GPIO 11 23
AUDIO EXT MCLK SEL 23
AUDIO LO MUTE L 23
I2S0 MCLK F 61
I2S0 BITCLK F 61
I2S0 SYNC F 61
I2S0 SB TO DEV DTO F 61
I2S0_DEV TO SB DTI F 61
I2S2 BITCLK F 61
I2S2 SYNC F 61
I2S2_DEV TO SB DTI F 61

AUDIO LO DET L 6 23
AUDIO LO OPTICAL PLUG L 6 23
AUDIO LI DET L 6 23
AUDIO LI OPTICAL PLUG L 6 23
AUDIO SPKR MUTE L F 61
I2S0 RESET L F 6 61
I2S2 RESET L F 61
I2C AUDIO SBA 18
I2C AUDIO SCA 18
SLEEPLED ANODE 6 19
(SLEEP_LED_GND)

S16S0154
GND AUDIO
VOLTAGE=0V
MIN LINE WIDTH=20 mil
MIN NECK WIDTH=10 mil

Place ground short near 3.3V and 5V regulators

XW9500
SM
2 1
This is an internal board short

63 5 **PP3V3 PWRON** **SOUND**

AUDIO_LO_DET_L - 100k PU on Kazoo (pg 6)

AUDIO_LO_OPTICAL_PLUG_L - 100k PU on Kazoo (pg 6)

AUDIO_LI_DET_L - 100k PU on Kazoo (pg 7)

AUDIO_LI_OPTICAL_PLUG_L - 100k PU on Kazoo (pg 8)

23 **AUDIO_HP_DET_L**

23 **AUDIO_SPKR_DET_L**

AUDIO_LO_MUTE_L - 100k PD on Kazoo (pg 6)

23 **AUDIO_HP_MUTE_L**

AUDIO_SPKR_MUTE_L - 100k PD on Kazoo (pg 5)

AUDIO_EXT_MCLK_SEL - 100k PD on Kazoo (pg 8)

AUDIO_GPIO_11 - 100k PD on Kazoo (pg 8)

23 **AUDIO_GPIO_12**

I2S0_RESET_L - 100k PD on Kazoo (pg 4)

I2S2_RESET_L - 100k PD on Kazoo (pg 8)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

No series termination on PCI signals

40	<u>PCI SB AD<0></u>	<u>ALTAS</u>	<u>PCI AD<0></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
41	<u>PCI SB AD<1></u>	<u>ALTAS</u>	<u>PCI AD<1></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
42	<u>PCI SB AD<2></u>	<u>ALTAS</u>	<u>PCI AD<2></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
43	<u>PCI SB AD<3></u>	<u>ALTAS</u>	<u>PCI AD<3></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
44	<u>PCI SB AD<4></u>	<u>ALTAS</u>	<u>PCI AD<4></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
45	<u>PCI SB AD<5></u>	<u>ALTAS</u>	<u>PCI AD<5></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
46	<u>PCI SB AD<6></u>	<u>ALTAS</u>	<u>PCI AD<6></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
47	<u>PCI SB AD<7></u>	<u>ALTAS</u>	<u>PCI AD<7></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
48	<u>PCI SB AD<8></u>	<u>ALTAS</u>	<u>PCI AD<8></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
49	<u>PCI SB AD<9></u>	<u>ALTAS</u>	<u>PCI AD<9></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
50	<u>PCI SB AD<10></u>	<u>ALTAS</u>	<u>PCI AD<10></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
51	<u>PCI SB AD<11></u>	<u>ALTAS</u>	<u>PCI AD<11></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
52	<u>PCI SB AD<12></u>	<u>ALTAS</u>	<u>PCI AD<12></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
53	<u>PCI SB AD<13></u>	<u>ALTAS</u>	<u>PCI AD<13></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
54	<u>PCI SB AD<14></u>	<u>ALTAS</u>	<u>PCI AD<14></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
55	<u>PCI SB AD<15></u>	<u>ALTAS</u>	<u>PCI AD<15></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
56	<u>PCI SB AD<16></u>	<u>ALTAS</u>	<u>PCI AD<16></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
57	<u>PCI SB AD<17></u>	<u>ALTAS</u>	<u>PCI AD<17></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
58	<u>PCI SB AD<18></u>	<u>ALTAS</u>	<u>PCI AD<18></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
59	<u>PCI SB AD<19></u>	<u>ALTAS</u>	<u>PCI AD<19></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
60	<u>PCI SB AD<20></u>	<u>ALTAS</u>	<u>PCI AD<20></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
61	<u>PCI SB AD<21></u>	<u>ALTAS</u>	<u>PCI AD<21></u>	MAKE. BASE=TRUE	6 45 47 48 49
62	<u>PCI SB AD<22></u>	<u>ALTAS</u>	<u>PCI AD<22></u>	MAKE. BASE=TRUE	6 45 47 48 49
63	<u>PCI SB AD<23></u>	<u>ALTAS</u>	<u>PCI AD<23></u>	MAKE. BASE=TRUE	6 45 47 48 49
64	<u>PCI SB AD<24></u>	<u>ALTAS</u>	<u>PCI AD<24></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
65	<u>PCI SB AD<25></u>	<u>ALTAS</u>	<u>PCI AD<25></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
66	<u>PCI SB AD<26></u>	<u>ALTAS</u>	<u>PCI AD<26></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
67	<u>PCI SB AD<27></u>	<u>ALTAS</u>	<u>PCI AD<27></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
68	<u>PCI SB AD<28></u>	<u>ALTAS</u>	<u>PCI AD<28></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
69	<u>PCI SB AD<29></u>	<u>ALTAS</u>	<u>PCI AD<29></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
70	<u>PCI SB AD<30></u>	<u>ALTAS</u>	<u>PCI AD<30></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
71	<u>PCI SB AD<31></u>	<u>ALTAS</u>	<u>PCI AD<31></u>	MAKE. BASE=TRUE	6 45 46 47 48 49
72	<u>PCI SB CBE L<0></u>	<u>ALTAS</u>	<u>PCI CBE L<0></u>	MAKE. BASE=TRUE	6 45 47 48 49
73	<u>PCI SB CBE L<1></u>	<u>ALTAS</u>	<u>PCI CBE L<1></u>	MAKE. BASE=TRUE	6 45 47 48 49
74	<u>PCI SB CBE L<2></u>	<u>ALTAS</u>	<u>PCI CBE L<2></u>	MAKE. BASE=TRUE	6 45 47 48 49
75	<u>PCI SB CBE L<3></u>	<u>ALTAS</u>	<u>PCI CBE L<3></u>	MAKE. BASE=TRUE	6 45 47 48 49
76	<u>PCI SB DEVSEL L</u>	<u>==</u>	<u>PCI DEVSEL L</u>	MAKE. BASE=TRUE	6 45 47 48 49
77	<u>PCI SB FRAME L</u>	<u>==</u>	<u>PCI FRAME L</u>	MAKE. BASE=TRUE	6 45 47 48 49
78	<u>PCI SB IRDY L</u>	<u>==</u>	<u>PCI IRDY L</u>	MAKE. BASE=TRUE	6 45 47 48 49
79	<u>PCI SB TRDY L</u>	<u>==</u>	<u>PCI TRDY L</u>	MAKE. BASE=TRUE	6 45 47 48 49
80	<u>PCI SB STOP L</u>	<u>==</u>	<u>PCI STOP L</u>	MAKE. BASE=TRUE	6 45 47 48 49
81	<u>PCI SB PAR</u>	<u>==</u>	<u>PCI PAR</u>	MAKE. BASE=TRUE	6 45 47 48 49

	ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
	ET_CPU1_TO_NB_CLK		EI_CPU1_TO_NB_CLK_P	26 27
	ET_CPU1_TO_NB_CLK		EI_CPU1_TO_NB_CLK_N	26 27
	EI_NB_TO_CPU_CLK		EI_NB_TO_CPU_CLK_P	26 27
	EI_NB_TO_CPU_CLK		EI_NB_TO_CPU_CLK_N	26 27
	ET_CPU1_NB_DATA		EI_CPU1_TO_NB_AD<43..0>	26 27
	EI_NB_CPU_DATA		EI_NB_TO_CPU_AD<43..0>	26 27
	ET_CPU1_TO_NB_CAD		EI_CPU1_TO_NB_SR_P<0>	26 27
	EI_CPU1_TO_NB_CAD		EI_CPU1_TO_NB_SR_N<0>	26 27
	EI_CPU1_TO_NB_CAD		EI_CPU1_TO_NB_SR_P<1>	26 27
	EI_CPU1_TO_NB_CAD		EI_CPU1_TO_NB_SR_N<1>	26 27
	EI_NB_TO_CPU_CAD		EI_NB_TO_CPU_SR_P<0>	26 27
	EI_NB_TO_CPU_CAD		EI_NB_TO_CPU_SR_N<0>	26 27
	ET_NB_TO_CPU_CAD		EI_NB_TO_CPU_SR_P<1>	26 27
	EI_NB_TO_CPU_CAD		EI_NB_TO_CPU_SR_N<1>	26 27

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY I

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	00 00 00 00	00 00 00 00 00 00 00	00 00 00 00 00 00
--	-------------	----------------------	-------------------

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE	SHT	OF	
NONE	99	103	



[illegible]

[illegible]

8										7										6										5										4										3										2										1									
*** Part Cross-Reference for the entire design ***										C1280 CAP 12										C2671 CAP 24										C3224 CAP 30										C3788 CAP 33										C5221 CAP 40										D0980 DIODE_SCHOT 42										Q1510 TRA_2N3904 15									
R0510 PCB_STANDOFF 17										C1281 CAP 12										C2702 CAP 25										C3225 CAP 30										C3789 CAP 33										C5222 CAP 40										D0990 ZENER 58										Q1515 TRA_2N3904 15									
C700 CAP 7										C1282 CAP 12										C2703 CAP 25										C3226 CAP 30										C3790 CAP 33										C5223 CAP 40										D01260 DPAK3P 12										Q1520 TRA_2N3904 15									
C710 CAP 7										C1283 CAP 12										C2704 CAP 25										C3227 CAP 30										C3791 CAP 33										C5224 CAP 40										D05100 DPAK3P 30										Q1530 TRA_2N3904 15									
C720 CAP 7										C1284 CAP 12										C2705 CAP 25										C3228 CAP 30										C3792 CAP 33										C5225 CAP 40										D05200 DPAK3P 40										Q1535 TRA_2N3904 15									
C800 CAP 8										C1285 CAP 12										C2706 CAP 25										C3229 CAP 30										C3793 CAP 33										C5226 CAP 40										D09010 DIODE_DUAL_6P 58										Q1540 TRA_2N7002W 18									
C802 CAP 8										C1286 CAP 12										C2707 CAP 25										C3230 CAP 30										C3794 CAP 33										C5227 CAP 40										D09020 DIODE_DUAL_6P 58										Q1545 TRA_2N7002W 19									
C806 CAP 8										C1287 CAP 12										C2708 CAP 25										C3231 CAP 30										C3795 CAP 33										C5228 CAP 40										D09011 DIODE_DUAL_6P 58										Q1550 TRA_2N7002W 19									
C807 CAP 8										C1288 CAP 12										C2709 CAP 25										C3232 CAP 30										C3796 CAP 33										C5229 CAP 40										D09021 DIODE_DUAL_6P 58										Q1555 TRA_2N7002W 19									
C808 CAP 8										C1289 CAP 12										C2710 CAP 25										C3233 CAP 30										C3797 CAP 33										C5230 CAP 40										D09022 DIODE_DUAL_6P 58										Q1560 TRA_2N7002W 19									
C811 CAP 8										C1290 CAP 12										C2711 CAP 25										C3234 CAP 30										C3798 CAP 33										C5231 CAP 40										D09023 DIODE_DUAL_6P 58										Q1565 TRA_2N7002W 19									
C812 CAP 8										C1291 CAP 12										C2712 CAP 25										C3235 CAP 30										C3799 CAP 33										C5232 CAP 40										D09024 DIODE_DUAL_6P 58										Q1570 TRA_2N7002W 19									
C813 CAP 8										C1292 CAP 12										C2713 CAP 25										C3236 CAP 30										C3800 CAP 33										C5233 CAP 40										D09025 DIODE_DUAL_6P 58										Q1575 TRA_2N7002W 19									
C814 CAP 8										C1293 CAP 12										C2714 CAP 25										C3237 CAP 30										C3801 CAP 33										C5234 CAP 40										D09026 DIODE_DUAL_6P 58										Q1580 TRA_2N7002W 19									
C815 CAP 8										C1294 CAP 12										C2715 CAP 25										C3238 CAP 30										C3802 CAP 33										C5235 CAP 40										D09027 DIODE_DUAL_6P 58										Q1585 TRA_2N7002W 19									
C816 CAP 8										C1295 CAP 12										C2716 CAP 25										C3239 CAP 30										C3803 CAP 33										C5236 CAP 40										D09028 DIODE_DUAL_6P 58										Q1590 TRA_2N7002W 19									
C817 CAP 8										C1296 CAP 12										C2717 CAP 25										C3240 CAP 30										C3804 CAP 33										C5237 CAP 40										D09029 DIODE_DUAL_6P 58										Q1595 TRA_2N7002W 19									
C818 CAP_P 8										C1297 CAP 12										C2718 CAP 25										C3241 CAP 30										C3805 CAP 33										C5238 CAP 40										D09030 DIODE_DUAL_6P 58										Q1600 TRA_2N7002W 19									
C819 CAP 8										C1298 CAP 12										C2719 CAP 25										C3242 CAP 30										C3806 CAP 33										C5239 CAP 40										D09031 DIODE_DUAL_6P 58										Q1605 TRA_2N7002W 19									
C820 CAP 8										C1299 CAP 12										C2720 CAP 25										C3243 CAP 30										C3807 CAP 33										C5240 CAP 40										D09032 DIODE_DUAL_6P 58										Q1610 TRA_2N7002W 19									
C821 CAP 8										C1300 CAP 12										C2721 CAP 25										C3244 CAP 30										C3808 CAP 33										C5241 CAP 40										D09033 DIODE_DUAL_6P 58										Q1615 TRA_2N7002W 19									
C822 CAP 8										C1301 CAP 12										C2722 CAP 25										C3245 CAP 30										C3809 CAP 33										C5242 CAP 40										D09034 DIODE_DUAL_6P 58										Q1620 TRA_2N7002W 19									
C823 CAP 8										C1302 CAP 12										C2723 CAP 25										C3246 CAP 30										C3810 CAP 33										C5243 CAP 40										D09035 DIODE_DUAL_6P 58										Q1625 TRA_2N7002W 19									
C824 CAP 8										C1303 CAP 12										C2724 CAP 25										C3247 CAP 30										C3811 CAP 33										C5244 CAP 40										D09036 DIODE_DUAL_6P 58										Q1630 TRA_2N7002W 19									
C825 CAP 8										C1304 CAP 12										C2725 CAP 25										C3248 CAP 30										C3812 CAP 33										C5245 CAP 40										D09037 DIODE_DUAL_6P 58										Q1635 TRA_2N7002W 19									
C826 CAP 8										C1305 CAP 12										C2726 CAP 25										C3249 CAP 30										C3813 CAP 33										C5246 CAP 40										D09038 DIODE_DUAL_6P 58										Q1640 TRA_2N7002W 19									
C827 CAP 8										C1306 CAP 12										C2727 CAP 25										C3250 CAP 30										C3814 CAP 33										C5247 CAP 40										D09039 DIODE_DUAL_6P 58										Q1645 TRA_2N7002W 19									
C828 CAP 8										C1307 CAP 12										C2728 CAP 25										C3251 CAP 30										C3815 CAP 33										C5248 CAP 40										D09040 DIODE_DUAL_6P 58										Q1650 TRA_2N7002W 19									
C829 CAP 8										C1308 CAP 12										C2729 CAP 25										C3252 CAP 30										C3816 CAP 33										C5249 CAP 40										D09041 DIODE_DUAL_6P 58										Q1655 TRA_2N7002W 19									
C830 CAP 8										C1309 CAP 12										C2730 CAP 25										C3253 CAP 30										C3817 CAP 33										C5250 CAP 40										D09042 DIODE_DUAL_6P 58										Q1660 TRA_2N7002W 19									
C831 CAP 8										C1310 CAP 12										C2731 CAP 25										C3254 CAP 30										C3818 CAP 33										C5251 CAP 40										D09043 DIODE_DUAL_6P 58										Q1665 TRA_2N7002W 19									
C832 CAP 8										C1311 CAP 12										C2732 CAP 25										C3255 CAP 30										C3819 CAP 33										C5252 CAP 40										D09044 DIODE_DUAL_6P 58										Q1670 TRA_2N7002W 19									
C833 CAP 8										C1312 CAP 12										C2733 CAP 25										C3256 CAP 30										C3820 CAP 33										C5253 CAP 40										D09045 DIODE_DUAL_6P 58										Q1675 TRA_2N7002W 19									
C834 CAP 8										C1313 CAP 12										C2734 CAP 25										C3257 CAP 30										C3821 CAP 33										C5254 CAP 40										D09046 DIODE_DUAL_6P 58										Q1680 TRA_2N7002W 19									
C835 CAP 8										C1314 CAP 12										C2735 CAP 25										C3258 CAP 30										C3822 CAP 33										C5255 CAP 40										D09047 DIODE_DUAL_6P 58										Q1685 TRA_2N7002W 19									
C836 CAP 8										C1315 CAP 12										C2736 CAP 25										C3259 CAP 30										C3823 CAP 33										C5256 CAP 40										D09048 DIODE_DUAL_6P 58										Q1690 TRA_2N7002W 19									
C837 CAP 8										C1316 CAP 12										C2737 CAP 25										C3260 CAP 30										C3824 CAP 33										C5257 CAP 40										D09049 DIODE_DUAL_6P 58										Q1695 TRA_2N7002W 19									
C838 CAP 8										C1317 CAP 12										C2738 CAP 25										C3261 CAP 30										C3825 CAP 33										C5258 CAP 40										D09050 DIODE_DUAL_6P 58										Q1700 TRA_2N7002W 19									
C839 CAP 8										C1318 CAP 12										C2739 CAP 25										C3262 CAP 30										C3826 CAP 33										C5259 CAP 40										D09051 DIODE_DUAL_6P 58										Q1705 TRA_2N7002W 19									
C840 CAP 8										C1319 CAP 12										C2740 CAP 25										C3263 CAP 30										C3827 CAP 33										C5260 CAP 40										D09052 DIODE_DUAL_6P 58										Q1710 TRA_2N7002W 19									
C841 CAP 8										C1320 CAP 12										C2741 CAP 25										C3264 CAP 30										C3828 CAP 33										C5261 CAP 40										D09053 DIODE_DUAL_6P 58										Q1715 TRA_2N7002W 19									
C842 CAP 8										C1321 CAP 12										C2742 CAP 25										C3265 CAP 30										C3829 CAP 33										C5262 CAP 40										D09054 DIODE_DUAL_6P 58										Q1720 TRA_2N7002W 19									
C843 CAP 8										C1322 CAP 12										C2743 CAP 25										C3266 CAP 30										C3830 CAP 33										C5263 CAP 40										D09055 DIODE_DUAL_6P 58										Q1725 TRA_2N7002W 19									
C844 CAP 8										C1323 CAP 12										C2744 CAP 25										C3267 CAP 30										C3831 CAP 33										C5264 CAP 40										D09056 DIODE_DUAL_6P 58										Q1730 TRA_2N7002W 19									
C845 CAP 8										C1324 CAP 12										C2745 CAP 25										C3268 CAP 30										C3832 CAP 33										C5265 CAP 40										D09057 DIODE_DUAL_6P 58										Q1735 TRA_2N7002W 19									
C846 CAP 8										C1325 CAP 12										C2746 CAP 25										C3269 CAP 30										C3833 CAP 33										C5266 CAP 40										D09058 DIODE_DUAL_6P 58										Q1740 TRA_2N7002W 19									
C847 CAP 8										C1326 CAP 12										C2747 CAP 25										C3270 CAP 30										C3834 CAP 33										C5267 CAP 40										D09059 DIODE_DUAL_6P 58										Q1745 TRA_2N7002W 19									
C848 CAP 8										C1327 CAP 12										C2748 CAP 25										C3271 CAP 30										C3835 CAP 33										C5268 CAP 40										D09060 DIODE_DUAL_6P 58										Q1750 TRA_2N7002W 19									
C849 CAP 8										C1328 CAP 12										C2749 CAP 25										C3272 CAP 30										C3836 CAP 33										C5269 CAP 40										D09061 DIODE_DUAL_6P 58										Q1755 TRA_2N7002W 19									
C850 CAP 8										C1329 CAP 12										C2750 CAP 25										C3273 CAP 30										C3837 CAP 33										C5270 CAP 40										D09062 DIODE_DUAL_6P 58										Q1760 TRA_2N7002W 19									
C851 CAP 8										C1330 CAP 12										C2751 CAP 25										C3274 CAP 30										C3838 CAP 33										C5271 CAP 40										D09063 DIODE_DUAL_6P 58										Q1765 TRA_2N7002W 19									
C852 CAP 8										C1331 CAP 12										C2752 CAP 25										C3275 CAP 30										C3839 CAP 33										C5272 CAP 40										D09064 DIODE_DUAL_6P 58										Q1770 TRA_2N7002W 19									
C853 CAP 8										C1332 CAP 12										C2753 CAP 25										C3276 CAP 30										C3840 CAP 33										C5273 CAP 40										D09065 DIODE_DUAL_6P 58										Q1775 TRA_2N7002W 19									
C854 CAP 8										C1333 CAP 12										C2754 CAP 25										C3277 CAP 30										C3841 CAP 33										C5274 CAP 40										D09066 DIODE_DUAL_6P 58										Q1780 TRA_2N7002W 19									
C855 CAP 8										C1334 CAP 12										C2755 CAP 25										C3278 CAP 30										C3842 CAP 33										C5275 CAP 40										D09067 DIODE_DUAL_6P 58										Q1785 TRA_2N7002W 19									
C856 CAP 8										C1335 CAP 12										C2756 CAP 25										C3279 CAP 30										C3843 CAP 33										C5276 CAP 40										D09068 DIODE_DUAL_6P 58										Q1790 TRA_2N7002W 19									
C857 CAP 8										C1336 CAP 12										C2757 CAP 25										C3280 CAP 30										C3844 CAP 33										C5277 CAP 40										D09069 DIODE_DUAL_6P 58										Q1795 TRA_2N7002W 19									
C858 CAP 8										C1337 CAP 12										C2758 CAP 25										C3281 CAP 30										C3845 CAP 33										C5278 CAP 40										D09070 DIODE_DUAL_6P 58										Q1800 TRA_2N7002W 19									
C859 CAP 8										C1338 CAP 12										C2759 CAP 25										C3282 CAP 30										C3846 CAP 33										C5279 CAP 40										D09071 DIODE_DUAL_6P 58										Q1805 TRA_2N7002W 19									
C860 CAP 8										C1339 CAP 12										C2760 CAP 25										C3283 CAP 30										C3847 CAP 33										C5280 CAP 40										D09072 DIODE_DUAL_6P 58										Q1810 TRA_2N7002W 19									
C861 CAP_P 17										C1340 CAP 12										C2761 CAP 25										C3284 CAP 30										C3848 CAP 33										C5281 CAP 40										D09073 DIODE_DUAL_6P 58										Q1815 TRA_2N7002W 19									
C862 CAP 17										C1341 CAP 12										C2762 CAP 25										C3285 CAP 30										C3849 CAP 33										C5282 CAP 40										D09074 DIODE_DUAL_6P 58										Q1820 TRA_2N7002W 19									
C863 CAP 17										C1342 CAP 12										C2763 CAP 25										C3286 CAP 30										C3850 CAP 33										C5283 CAP 40										D09075 DIODE_DUAL_6P 58										Q1825 TRA_2N7002W 19									
C864 CAP_P 17										C1343 CAP 12										C2764 CAP 25										C3287 CAP 30										C3851 CAP 33										C5284 CAP 40										D09076 DIODE_DUAL_6P 58										Q1830 TRA_2N7002W 19									
C865 CAP 17										C1344 CAP 12										C2765 CAP 25										C3288 CAP 30										C3852 CAP 33										C5285 CAP 40										D09077 DIODE_DUAL_6P 58										Q1835 TRA_2N7002W 19									
C866 CAP 17										C1345 CAP 12										C2766 CAP 25										C3289 CAP 30										C3853 CAP 33										C5286 CAP 40										D09078 DIODE_DUAL_6P 58										Q1840 TRA_2N7002W 19									
C867 CAP 17										C1346 CAP 12										C2767 CAP 25										C3290 CAP 30										C3854 CAP 33										C5287 CAP 40										D09079 DIODE_DUAL_6P 58										Q1845 TRA_2N7002W 19									
C868 CAP 17										C1347 CAP 12										C2768 CAP 25										C3291 CAP 30										C3855 CAP 33										C5288 CAP 40										D09080 DIODE_DUAL_6P 58										Q1850 TRA_2N7002W 19									
C869 CAP 17										C1348 CAP 12										C2769 CAP 25										C3292 CAP 30										C3856 CAP 33										C5289 CAP 40										D09081 DIODE_DUAL_6P 58										Q1855 TRA_2N7002W 19									
C870 CAP 17										C1349 CAP 12										C2770 CAP 25										C3293 CAP 30										C3857 CAP 33										C5290 CAP 40										D09082 DIODE_DUAL_6P 58										Q1860 TRA_2N7002W 19									
C871 CAP 17										C1350 CAP 12										C2771 CAP 25										C3294 CAP 30										C3858 CAP 33										C5291 CAP 40										D09083 DIODE_DUAL_6P 58										Q1865 TRA_2N7002W 19									
C872 CAP 17										C1351 CAP 12										C2772 CAP 25										C3295 CAP 30										C3859 CAP 33										C5292 CAP 40										D09084 DIODE_DUAL_6P 58										Q1870 TRA_2N7002W 19									
C873 CAP 17										C1352 CAP 12										C2773 CAP 25										C3296 CAP 30										C3860 CAP 33										C5293 CAP 40										D09085 DIODE_DUAL_6P 58										Q1875 TRA_2N7002W 19									
C874 CAP 17										C1353 CAP 12										C2774 CAP 25										C3297 CAP 30										C3861 CAP 33										C5294 CAP 40										D09086 DIODE_DUAL_6P 58										Q1880 TRA_2N7002W 19									
C875 CAP 17										C1354 CAP 12										C2775 CAP 25										C3298 CAP 30										C3862 CAP 33										C5295 CAP 40										D09087 DIODE_DUAL_6P 58										Q1885 TRA_2N7002W 19									
C876 CAP 17										C1355 CAP 12										C2776 CAP 25										C3299 CAP 30										C3863 CAP 33										C5296 CAP 40										D09088 DIODE_DUAL_6P 58										Q1890 TRA_2N7002W 19									
C877 CAP 17										C1356 CAP 12										C2777 CAP 25																																																											

8			7			6			5			4			3			2			1																																
D	R1313 RES	13	R2720 RES	25	R3662 RES	32	R5934 RES	42	RP3833 RPAK4P	34	2T2809 HOLE_VIA	26	C	R1315 RES	13	R2722 RES	25	R3665 RES	32	R5935 RES	42	RP3858 RPAK4P	34	2T2810 HOLE_VIA	26	B	R1316 RES	13	R2724 RES	25	R3666 RES	32	R5972 RES	42	RP5782 RPAK2P	41	2T2811 HOLE_VIA	26	A	R1317 RES	13	R3669 RES	32	R5973 RES	42	RP5783 RPAK2P	41	2T2812 HOLE_VIA	26	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE IIT NOT TO REPRODUCE OR COPY IT IIT NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	SIZE	DRAWING NUMBER	REV.
	R1322 RES	13	R2740 RES	25	R3670 RES	32	R5976 RES	42	RP5784 RPAK2P	41	2T2813 HOLE_VIA	26		R1318 RES	13	R2726 RES	25	R3671 RES	32	R5974 RES	42	RP5785 RPAK2P	41	2T2814 HOLE_VIA	26		R1319 RES	13	R3672 RES	32	R5975 RES	42	RP5786 RPAK2P	41	2T2815 HOLE_VIA	26	851-6532	03															
	R1325 RES	13	R2742 RES	25	R3671 RES	32	R5977 RES	42	RP5787 RPAK2P	41	2T2816 HOLE_VIA	26		R1320 RES	13	R3673 RES	32	R5976 RES	42	RP5788 RPAK2P	41	2T2817 HOLE_VIA	26	R1321 RES	13		R3674 RES	32	R5977 RES	42	RP5789 RPAK2P	41	2T2818 HOLE_VIA	26	NONE	SHT	103	OF		103													
	R1327 RES	13	R2744 RES	25	R3672 RES	32	R5978 RES	42	RP5789 RPAK2P	41	2T2819 HOLE_VIA	26		R1322 RES	13	R3675 RES	32	R5978 RES	42	RP5790 RPAK2P	41	2T2820 HOLE_VIA	26	R1323 RES	13		R3676 RES	32	R5979 RES	42	RP5791 RPAK2P	41	2T2821 HOLE_VIA	26																			
	R1399 RES	13	R2746 RES	25	R3675 RES	32	R5999 RES	42	RP5792 RPAK2P	41	2T2822 HOLE_VIA	26		R1324 RES	13	R3677 RES	32	R6000 RES	43	RP5793 RPAK2P	41	2T2823 HOLE_VIA	26	R1325 RES	13		R3678 RES	32	R6001 RES	43	RP5794 RPAK2P	41	2T2824 HOLE_VIA	26																			
	R1400 RES	14	R2748 RES	25	R3676 RES	32	R6000 RES	43	RP5795 RPAK2P	41	2T2825 HOLE_VIA	26		R1326 RES	14	R3679 RES	25	R6002 RES	43	RP5796 RPAK2P	41	2T2826 HOLE_VIA	26	R1327 RES	14		R3680 RES	25	R6003 RES	43	RP5797 RPAK2P	41	2T2827 HOLE_VIA	26																			
	R1401 RES	14	R2750 RES	25	R3677 RES	32	R6001 RES	43	RP5798 RPAK2P	41	2T2828 HOLE_VIA	26		R1328 RES	14	R3681 RES	25	R6004 RES	43	RP5799 RPAK2P	41	2T2829 HOLE_VIA	26	R1329 RES	14		R3682 RES	25	R6005 RES	43	RP5710 RPAK2P	41	2T2830 HOLE_VIA	26																			
	R1402 RES	14	R2752 RES	25	R3679 RES	32	R6002 RES	43	RP5711 RPAK2P	41	2T2831 HOLE_VIA	26		R1403 RES	14	R2754 RES	25	R6003 RES	43	RP5712 RPAK2P	41	2T2832 HOLE_VIA	26	R1404 RES	14		R2756 RES	25	R6004 RES	43	RP5713 RPAK2P	41	2T2833 HOLE_VIA	26																			
	R1403 RES	14	R2754 RES	25	R6005 RES	43	RP5714 RPAK2P	41	2T2834 HOLE_VIA	26	R1405 RES	14		R2758 RES	25	R6250 RES	44	RP5715 RPAK2P	41	2T2835 HOLE_VIA	26	R1406 RES	14	R2760 RES	25		R6251 RES	44	RP5716 RPAK2P	41	2T2836 HOLE_VIA	26																					
	R1411 RES	14	R2760 RES	25	R6252 RES	44	RP7400 RPAK4P	45	2T2837 HOLE_VIA	26	R1412 RES	14		R2762 RES	25	R6253 RES	44	RP7401 RPAK4P	45	2T2838 HOLE_VIA	26	R1413 RES	14	R2764 RES	25		R6254 RES	44	RP7402 RPAK4P	45	2T2839 HOLE_VIA	26																					
C	R1412 RES	14	R2761 RES	25	R6255 RES	44	RP7702 RPAK4P	48	2T2840 HOLE_VIA	26	R1414 RES	14	R2764 RES	25	R6256 RES	44	RP7703 RPAK4P	48	2T2841 HOLE_VIA	26	R1415 RES	14	R2766 RES	25	R6257 RES	44	RP7704 RPAK4P	48	2T2842 HOLE_VIA	26																							
	R1420 RES	14	R2768 RES	25	R6258 RES	44	RP7800 RPAK18P2C	49	2T2843 HOLE_VIA	26	R1421 RES	14	R2768 RES	25	R6259 RES	44	RP7801 RPAK18P2C	49	2T2844 HOLE_VIA	26	R1422 RES	14	R2770 RES	25	R6260 RES	44	RP7802 RPAK18P2C	49	2T2845 HOLE_VIA	26																							
	R1429 RES	14	R2770 RES	25	R6261 RES	44	RP8000 RPAK4P	50	2T2846 HOLE_VIA	26	R1429 RES	14	R2770 RES	25	R6262 RES	44	RP8001 RPAK4P	50	2T2847 HOLE_VIA	26	R1430 RES	14	R2772 RES	25	R6263 RES	44	RP8002 RPAK4P	50	2T2848 HOLE_VIA	26																							
	R1430 RES	14	R2772 RES	25	R6264 RES	44	RP8003 RPAK4P	50	2T2849 HOLE_VIA	26	R1431 RES	14	R2774 RES	25	R6265 RES	44	RP8004 RPAK4P	50	2T2850 HOLE_VIA	26	R1432 RES	14	R2776 RES	25	R6266 RES	44	RP8005 RPAK4P	50	2T2851 HOLE_VIA	26																							
	R1435 RES	14	R2775 RES	25	R6267 RES	44	RP8006 RPAK4P	50	2T2852 HOLE_VIA	26	R1436 RES	14	R2776 RES	25	R6268 RES	44	RP8007 RPAK4P	50	2T2853 HOLE_VIA	26	R1437 RES	14	R2779 RES	25	R6269 RES	44	RP8008 RPAK4P	50	2T2854 HOLE_VIA	26																							
	R1436 RES	14	R2776 RES	25	R6269 RES	44	RP8009 RPAK4P	50	2T2855 HOLE_VIA	26	R1437 RES	14	R2779 RES	25	R6270 RES	44	RP8010 RPAK4P	50	2T2856 HOLE_VIA	26	R1438 RES	14	R2780 RES	25	R6271 RES	44	RP8011 RPAK4P	50	2T2857 HOLE_VIA	26																							
	R1437 RES	14	R2779 RES	25	R6272 RES	44	RP8012 RPAK4P	50	2T2858 HOLE_VIA	26	R1438 RES	14	R2780 RES	25	R6272 RES	44	RP8013 RPAK4P	50	2T2859 HOLE_VIA	26	R1439 RES	14	R2782 RES	25	R6273 RES	44	RP8014 RPAK4P	50	2T2860 HOLE_VIA	26																							
	R1440 RES	14	R2800 RES	26	R6274 RES	44	RP8015 RPAK4P	50	2T2861 HOLE_VIA	26	R1440 RES	14	R2800 RES	26	R6275 RES	44	RP8016 RPAK4P	50	2T2862 HOLE_VIA	26	R1441 RES	14	R2801 RES	26	R6276 RES	44	RP8017 RPAK4P	50	2T2863 HOLE_VIA	26																							
	R1441 RES	14	R2801 RES	26	R6277 RES	44	RP8018 RPAK4P	50	2T2864 HOLE_VIA	26	R1442 RES	14	R2802 RES	26	R6278 RES	44	RP8019 RPAK4P	50	2T2865 HOLE_VIA	26	R1443 RES	14	R2803 RES	26	R6279 RES	44	RP8020 RPAK4P	50	2T2866 HOLE_VIA	26																							
	R1448 RES	14	R2802 RES	26	R6280 RES	44	RP8021 RPAK4P	50	2T2867 HOLE_VIA	26	R1449 RES	14	R2803 RES	26	R6281 RES	44	RP8022 RPAK4P	50	2T2868 HOLE_VIA	26	R1450 RES	14	R2804 RES	26	R6282 RES	44	RP8023 RPAK4P	50	2T2869 HOLE_VIA	26																							
B	R1449 RES	14	R2803 RES	26	R6283 RES	42	RP8024 RPAK4P	50	2T2870 HOLE_VIA	26	R1450 RES	14	R2804 RES	26	R6284 RES	42	RP8025 RPAK4P	50	2T2871 HOLE_VIA	26	R1451 RES	14	R2805 RES	26	R6285 RES	42	RP8026 RPAK4P	50	2T2872 HOLE_VIA	26																							
	R1450 RES	14	R2805 RES	26	R6286 RES	42	RP8027 RPAK4P	50	2T2873 HOLE_VIA	26	R1451 RES	14	R2806 RES	26	R6287 RES	42	RP8028 RPAK4P	50	2T2874 HOLE_VIA	26	R1452 RES	14	R2807 RES	26	R6288 RES	42	RP8029 RPAK4P	50	2T2875 HOLE_VIA	26																							
	R1451 RES	14	R2806 RES	26	R6289 RES	42	RP8030 RPAK4P	50	2T2876 HOLE_VIA	26	R1452 RES	14	R2808 RES	26	R6290 RES	42	RP8031 RPAK4P	50	2T2877 HOLE_VIA	26	R1453 RES	14	R2809 RES	26	R6291 RES	42	RP8032 RPAK4P	50	2T2878 HOLE_VIA	26																							
	R1458 RES	14	R2809 RES	27	R6292 RES	42	RP8033 RPAK4P	50	2T2879 HOLE_VIA	26	R1459 RES	14	R2810 RES	26	R6293 RES	42	RP8034 RPAK4P	50	2T2880 HOLE_VIA	26	R1460 RES	14	R2811 RES	26	R6294 RES	42	RP8035 RPAK4P	50	2T2881 HOLE_VIA	26																							
	R1459 RES	14	R2811 RES	26	R6295 RES	42	RP8036 RPAK4P	50	2T2882 HOLE_VIA	26	R1460 RES	14	R2812 RES	26	R6296 RES	42	RP8037 RPAK4P	50	2T2883 HOLE_VIA	26	R1461 RES	14	R2813 RES	26	R6297 RES	42	RP8038 RPAK4P	50	2T2884 HOLE_VIA	26																							
	R1465 RES	14	R2812 RES	26	R6298 RES	42	RP8039 RPAK																																														