1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

DRAWING REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD / DATE	ENG APPD / DATE
C		329994	PRODUCTION RELEASED	05/27/04?	

SCHEM,MLB,PB15

Thu May 27 14:58:03 2004

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7447A MAXBUS INTERFACE
6	MPC7447A DATA / NC PINS / BOOTBANGER
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	400PIN STACKED DDR SODIMM CONNECTOR
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS/1.5V LDO
16	INTREPID DECOUPLING
17	USB 2.0 INTERFACE (uPD720101)
18	CARDBUS INTERFACE (PCI1510)
19	M11 AGP INTERFACE & SPREAD SPECTRUM SUPPORT External TMDS (DVI Transmitter SIL1162)
20	M11 LVDS/TMDS/GPIO & GPU VCORE
21	M11 POWER

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO, LVDS
23	KBD,TPAD,HALL EFFECT,PWR BUTTON,LMU/SENSOR
24	INTERNAL CONNECTORS - AIRPORT, HARD DRIVE, OPTICAL DRIVE
25	FAN CONTROLLER, USB MODEM/SOFT MODEM, SOUND/LEFT USB/BLUETOOTH, SERIAL DEBUG
26	GIGABIT ETHERNET INTERFACE
27	FIREWIRE PHY
28	FIREWIRE PORTS
29	PMU
30	BATTERY CHARGER AND CONNECTOR
31	PBUS SUPPLY / PMU SUPPLY / BACKUP BATTERY
32	3.3V / 5V SYSTEM POWER SUPPLY
33	CPU CORE VOLTAGE POWER SUPPLY
34	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
35	SIGNAL CONSTRAINTS (1 OF 4) - DDR MEM/CLK
36	SIGNAL CONSTRAINTS (2 OF 4) - CPU
37	SIGNAL CONSTRAINTS (3 OF 4) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (4 OF 4) - POWER NETS
39	FUNCTIONAL TESTPOINTS
40	REVISION HISTORY
41	SIGNAL LOCATIONS
42	COMPONENT LOCATIONS (1 OF 2)
43	COMPONENT LOCATIONS (2 OF 2)

BOM OPTIONS (IN COMMON PARTS)

STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
NO_SSCG	SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
SOFT_MODEM	USB_MODEM
GPU_PWRMSR	EXT_TMDS
GPU_SS	
VGA_BUFFER_RES	
INT_TMDS	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6653	1	SCHEM,MLB,PB15	SCH1	
820-1600	1	PCBF,MLB,PB15	PCB1	

DIMENSIONS ARE IN MILLIMETERS
XX ±
X.XX ±
X.XXX ±
ANGLES ±
DO NOT SCALE DRAWING

THIRD ANGLE PROJECTION

METRIC

DRAFTER		DESIGN CK	
ENG APPD		MFG APPD	
QA APPD		DESIGNER	
RELEASE		SCALE	NONE

MATERIAL/FINISH NOTED AS APPLICABLE

SIZE D

Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE
SCHEM,MLB,PB15

DRAWING NUMBER 051-6653 REV. C


J23
Ethernet Connector P.26
4 DATA PAIRS
U43
Ethernet PHY P.26
G/MII
3.3V
10/100/1000
8BIT TX
8BIT RX
125MHZ
J24
FW - A Connector P.28
2 DATA PAIRS @ 200MHz
U36
FireWire PHY P.27
1394 OHCI
3.3V
8BIT TX/RX
50MHZ
J20
FW - B Connector P.28
2 DATA PAIRS @ 400MHz
J13
OPTICAL DRIVE Connector P.24
EIDE
J12
ULTRA ATA/100 Connector P.24
UIDE
J2
RUX Board Connector P.23
J19
LMU LUX Board Connector P.23
J3
LIO/Audio Connector P.25
I2S
I2C
J8
SLEEP LED P.23
U53/J1/J18
Fan Circuit P.25
I2C
J26
Battery Connector P.30
SMBUS
3.3V
Power Supply & Charger P.30-34
J27
DC-In Connector P.30
U28
PMU P.29
SERIAL
5V
J10
TRACKPAD Connector P.23
J11
Keyboard Connector P.23
J5
CARDBUS Connector P.18
33MHZ
16/32 BITS
3.3V/5V
U8
TI PCI1510 CardBus Controller P.18
NOT USED
ETHERNET 10/100/1000 P.13
FIREWIRE 400 MB/S P.13
UATA 100 P.13
EIDE P.13
CARDSLOT P.13
I2S P.14
I2C P.13 P.14
USB PORT A P.14
USB PORT B P.14
USB PORT C P.14
USB PORT D P.14
USB PORT E P.14
USB PORT F P.14
MAXBUS P.8
SCCA P.14
VIA/PMU P.14
BOOTROM P.12
PCI 64BITS 33MHZ P.12
4X AGP P.12
J28
Serial Debug Connector P.25
U11
BOOT ROM 1M X 8 P.9
J6
AIRPORT Connector P.24
PCI BUS
32BITS
33MHZ
3.3V
U17
NEC USB2.0 EHCI HC P.17
J3
LEFT USB (VIA LIO) P.25
J17
RIGHT USB (VIA STATLER) P.25
J3
BlueTooth (LIO) P.25
J15
Modem/SW Modem Connector P.25
INTREPID I2C
MAXBUS
1.8V
167MHZ
32BIT ADDRESS
64BIT DATA
U51
INTREPID
AGP BUS
1.5V/3.3V
32BITS
66MHZ
U47
ATI M10 64MB P.19-21
MEMORY CH. A (INTERNAL MEM)
MEMORY CH. C (INTERNAL MEM)
MEMORY CH. B (INTERNAL MEM)
MEMORY CH. D (INTERNAL MEM)
DDR MEMORY P.9
MEMORY BUS
2.5V
167MHZ
64BITS
U16/U18/U28/U27
2:1 DDR MUXES P.10
J4
Inverter Connector P.22
LVDS
EDID (I2C)
S-VIDEO
COMPOSITE
TMDS (VIA SIL1162)
RGB
DDC
U56
APOLLO CPU (MPC7447) P.5-6
CPU PLL Config P.7
PMU
J14
LCD Panel Connector P.22
J21
S-Video Connector P.22
J22
DVI-I Connector P.22
J25
DDR SDRAM DIMM 0
DDR SDRAM DIMM 1
SO-DIMM Connector P.11
SYSTEM BLOCK DIAGRAM
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART
APPLE COMPUTER INC.
SIZE D
DRAWING NUMBER 051-6653
REV. C
SCALE NONE
SHT 2 OF 44

POWER SYSTEM ARCHITECTURE

AC ADAPTER IN PG 30

INRUSH LIMITER PG 30

+24V_PBUS

1V20_REF
>~13.44V TURNS-ON
<~13.44V SHUTS-OFF
PG 31

RUN/SS
BUCK REGULATOR (LTC1625) PG 31
VCC
AC: 12.8V
NO AC: BATTERY VOLTAGE 1625 NOT RUNNING
SHUTDOWN: RUNNING
SLEEP: RUNNING
RUN: RUNNING

+PBUS

RC AT 1M*0.047UF @ 24V
STARTS 2.0MSEC AFTER DCDC_EN_L BECOMES LOW

14V_PBUS

+3V_PMU LDO PG 31

+BATT

+5V_MAIN

+3V_PMU

+4_6V_BU

RUN/SS - 5V
TURNS ON AT >1V
<100UA ALLOWED
INTERNAL ZENER CLAMP TO 6V

MAIN 3V/5V DC/DC (LTC3707) PG 32
VCC
PGOOD
STBYMD
SHUTDOWN: STOPPED
SLEEP: RUNNING
RUN: RUNNING

INTERNAL ZENER CLAMP TO 6V
<100UA ALLOWED
TURNS ON AT >1V
RUN/SS - 3V

+5V_MAIN

3V_5V_OK

HOLDS BOTH RUN/SS AT GND WHEN IT'S CONNECTED TO GND

TURNS CONTROL TO RUN/SS WHEN IT'S OPEN

+3.3V_MAIN

BACKUP BATTERY

14V_PBUS

14V CHARGES BACKUP BATTERY

24V IS OUTPUT ONLY FROM BACKUP BATTERY

CHARGER INPUT & BOOST OUTPUT PG 31

BACKUP BATTERY CIRCUIT CHARGES OFF +PBUS
AND PREVENTS +PBUS AND +24V_PBUS FROM DROPPING BELOW 6V
(UNTIL DRAINED)

RC AT 1M*0.1UF @ 24V
STARTS ~4.25MSEC AFTER DCDC_EN_L BECOMES LOW

NO INRUSH PROTECTION
WHEN ONLY BATTERY IS CONNECTED

+24V_PBUS

DC/DC (LTC3411) PG 34
SHUTDOWN: STOPPED
SLEEP: STOPPED
RUN: RUNNING

+1.8V_MAIN

MAXBUS

BATTERY CHARGER (MAX1772) PG 30

+BATT

3S 2P 18650 CELLS

NO INRUSH PROTECTION
WHEN ONLY BATTERY IS CONNECTED

BATTERY VOLTAGE FEED-IN PATH PG 30

+PBUS

BACKLIGHT INVERTER

+5V_MAIN

VCC
MAIN 2.5V/1.5V DC/DC (MAX1715) PG 34
SHUTDOWN: STOPPED
SLEEP: RUNNING
RUN: RUNNING
TURNS ON OUTPUT @ 2.4V
ON1/ON2

PGOOD

1_5V_2_5V_OK

MAP31 DDR CORE
MAP31 DDR I/O
DDR POWER
+2.5V_MAIN

+1.5V_MAIN
INTREPID CORE
AGP I/O

+5V_MAIN

DCDC_EN_L

AFTER PMU IS UP AND RUNNING
DCDC_EN_L WILL PULL ON1/ON2
LOW IN SHUTDOWN

+PBUS

+5V_MAIN

VCC
EXT_VCC
DC/DC (LTC1778)
SHUTDOWN: STOPPED
SLEEP: D3COLD
RUN: RUNNING

TURNS ON AS LOW AS 0.8V/TYP 1.5V
INTERNAL 1.2UA CURRENT SOURCE

RUN/SS PG 20

GPU_VCORE +1.2V

DCDC_EN
SLEEP
D3_COLD

GPU_VCORE SEQUENCING

1M & 0.1UF @14V, IT TAKES ~5.88MS TO START SWITCHER

1_5V_2_5V_OK

D3_HOT

DCDC_EN_L
D3_HOT

1_5V_2_5V_OK WILL NOT PULL LOW UNTIL +5V_MAIN TURNS ON

HOWEVER, 5V SHOULD TURN ON ~2.23MS AFTER DCDC_EN_L OR PMU_POWERUP_L BECOMES '1'; MUCH LESS THAN THE RC CHARGING AT INT_VCC (5V)

DCDC_EN
SLEEP

MAXBUS SEQUENCING

+PBUS

+5V_MAIN

VCC
SHDN
DC/DC (MAX1717)
SHUTDOWN: STOPPED
SLEEP: STOPPED
RUN: RUNNING
PG 33

CPU_VCORE (+1.385V)



www.laptop-schematics.com

POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 3 OF 44	

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
1/2 OZ CU THICKNESS: 0.7 MILS
1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
DIELECTRIC: FR-4
LAYER COUNT: 10
SIGNAL TRACE WIDTH: 4 MILS
SIGNAL TRACE SPACING: 4 MILS
PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.

BOARD STACK-UP AND CONSTRUCTION

1-8-1 BLIND MICROVIA/20R10 BURIED VIA/20R10 TH VIA



BOARD HOLES

CHASSIS MOUNTS

ASICS HEATSINK MOUNTS

ZT7 HOLE-VIA-20R10LEFT CPU
ZT21 HOLE-VIA-20R10UPPER RT GPU
ZT58 HOLE-VIA-20R10LWR CPU
ZT59 HOLE-VIA-20R10LWR RT GPU

I/O AREA

ZT85 HOLE-VIA-20R10 DVI CHGND2
ZT86 HOLE-VIA-20R101394 DVI CHGND1
ZT16 HOLE-VIA-20R10 BATT. CHRGR CHGND5

INVERTER

SH1 0G-503040 SHLD-SM CHGND3

MECH. HOLES

ZT74 HOLE-VIA-20R10
ZT36 HOLE-VIA-20R10 ZT301 SPN NO_TEST=TRUE
ZT23 HOLE-VIA-20R10 ZT302 SPN NO_TEST=TRUE
ZT42 HOLE-VIA-20R10 ZT10 SPN NO_TEST=TRUE

GROUND VIAS

ZT76 ZT28 ZT72 ZT69 ZT68 ZT64 ZT61 ZT38 ZT39 ZT40 ZT41 ZT46 ZT71 ZT78 ZT80
ZT50 ZT51 ZT52 ZT53 ZT57 ZT60 ZT82 ZT22 ZT17 ZT35 ZT45 ZT79 ZT81 ZT83 ZT49
ZT48 ZT47 ZT54 ZT55 ZT56 ZT84 ZT5 ZT15 ZT44 ZT4 ZT8 ZT6 ZT32 ZT3 ZT10
ZT11 ZT34 ZT20 ZT43 ZT70 ZT2 ZT9 ZT75 ZT73 ZT63 ZT77 ZT66 ZT62 ZT65 ZT13
ZT25 ZT19 ZT24 ZT67 ZT37 ZT29 ZT31 ZT1 ZT14 ZT12 ZT27 ZT26 ZT30 ZT33 ZT18

(all HOLE-VIA-20R10)

BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 4 OF 44	

www.laptop-schematics.com


CPU_VCORE DECOUPLING NETWORK
CPU_OVDD DECOUPLING NETWORK
MPC7447 PULL-UPS
CPU INTERNAL PLL FILTERING
MORE 0805 10UF CAPS ON VCORE POWER SUPPLY PAGE (PG 32)
U56
1.XXGHZ
APOLLO7-1.XXV
BGA
(1 OF 3)
MPC7447 MAXBUS
NOTICE OF PROPRIETARY PROPERTY
APPLE COMPUTER INC.
051-6653
SHT 5 OF 44
www.laptop-schematics.com

BOOT BANGER - TWEAK PROCESSOR BITS AFTER POWER-ON









PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1135	1	MCU,PROGRAMMED W/ BBANGER	U54	BBANG





www.laptop-schematics.com

MPC7447/BBANG

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 6 OF 44	

CPU PLL CONFIG CIRCUITRY



STATE ENCODING	CPU_PLL_STOP_OC	CPU_VCORE_HI_OC
LOW SPEED	0	0
HIGH SPEED	0	1
PLL DISABLE	1	X

CPU FREQUENCY CONFIGURATION

APOLLO 7

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY) 167MHZ (MHZ)	133MHZ (MHZ)	CPU_PLL_CFG 4 0123 E ABCD HEX
0.0X	PLL OFF		0 1111 0F
1.0X	PLL BYPASS		0 0011 03
2.0X	333	267	0 0100 04
3.0X	500	400	0 1000 08
4.0X	667	533	0 1010 0A
5.0X	833	667	0 1011 0B
5.5X	917	733	0 1001 09
6.0X	1000	800	0 1101 0D
6.5X	1083	867	0 0101 05
7.0X	1167	933	0 0010 02
7.5X	1250	1000	0 0001 01
8.0X	1333	1067	0 1100 0C
8.5X	1417	1133	0 0110 06
9.0X	1500	1200	1 0111 17
9.5X	1583	1267	0 0111 07
10.0X	1667	1333	1 1010 1A
10.5X	1750	1400	1 1000 18
11.0X	1833	1467	1 1001 19
11.5X	1917	1533	0 0000 00
12.0X	2000	1600	1 1011 1B
12.5X	2083	1667	1 1111 1F
13.0X	2167	1733	1 0101 15
13.5X	2250	1800	0 1110 0E
14.0X	2333	1867	1 1100 1C
15.0X	2500	2000	1 0001 11
16.0X	2667	2133	1 1101 1D
17.0X	2833	2267	1 0000 10
18.0X	3000	2400	1 0010 12
20.0X	3333	2667	1 0011 13
21.0X	3500	2800	1 0100 14
24.0X	4000	3200	1 0110 16
28.0X	4667	3733	1 1110 1E

CPU CONFIGURATION

MAXBUS VSEL



DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET_L NEED TO CHARACTERIZE

BUSTYPE SELECT



APOLLO ONLY SUPPORTS MAXBUS

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

www.laptop-schematics.com

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 7 OF 44	

INTREPID BOOT STRAPS

BIT 32 TO 39

MAXBUS SLEEP

NO STUFF R640 10K 5% 1/16W MF 402
NO STUFF R639 10K 5% 1/16W MF 402
NO STUFF R638 10K 5% 1/16W MF 402
R666 10K 5% 1/16W MF 402

CPU_DATA<32>
CPU_DATA<33>
CPU_DATA<34>
CPU_DATA<35>
CPU_DATA<36>
CPU_DATA<37>
CPU_DATA<38>
CPU_DATA<39>

NO STUFF R622 10K 5% 1/16W MF 402
R619 10K 5% 1/16W MF 402
R618 10K 5% 1/16W MF 402
NO STUFF R653 10K 5% 1/16W MF 402
R621 10K 5% 1/16W MF 402
R620 10K 5% 1/16W MF 402
R652 10K 5% 1/16W MF 402
R650 10K 5% 1/16W MF 402

- BOOT_TPModeEnable_h: 0: TDI output (JTAG); 1: TDI input
- AnalyzerClk_En_h: 0: Active; 1: Active
- BOOT_TPDebug_h: 0: Active low; 1: Active high
- ExtPLL_SDwn_Pol: 0: Active low; 1: Active high
- Spare
- Spare
- Spare
- Spare

BIT 40 TO 47

MAXBUS SLEEP

NO STUFF R641 10K 5% 1/16W MF 402
SSCG R665 10K 5% 1/16W MF 402
NO STUFF R664 10K 5% 1/16W MF 402
NO_SSCG R693 10K 5% 1/16W MF 402
NO STUFF R694 10K 5% 1/16W MF 402
NO STUFF R699 10K 5% 1/16W MF 402

CPU_DATA<40>
CPU_DATA<41>
CPU_DATA<42>
CPU_DATA<43>
CPU_DATA<44>
CPU_DATA<45>
CPU_DATA<46>
CPU_DATA<47>

NO_SSCG R648 10K 5% 1/16W MF 402
R677 10K 5% 1/16W MF 402
R623 10K 5% 1/16W MF 402
NO_SSCG R651 10K 5% 1/16W MF 402
R649 10K 5% 1/16W MF 402
SSCG R678 10K 5% 1/16W MF 402
R679 10K 5% 1/16W MF 402
R684 10K 5% 1/16W MF 402

- Spare
- Spare
- BIT2
- BIT1
- BIT0
- Internal Spread Enable: 0: Active; 1: Active
- PCI Bus Source Clock (no spread): 0: PLL2 (no spread); 1: PLL3 (no spread)

PLL4MODESEL_NXT[2:0]
000: 166.4MHZ (2.5X)
001: 149.76MHZ
010: 133.12MHZ (2.0X)
011: 99.84MHZ (1.5X)
100: 83.20MHZ

MODE A (2.5X) IS FOR STATIC OPERATION
MODE C (2.0X) IS FOR CLOCK SLEW OPERATION

BIT 48 TO 55

MAXBUS SLEEP

SSCG R696 10K 5% 1/16W MF 402
SSCG R695 10K 5% 1/16W MF 402
NO STUFF R667 10K 5% 1/16W MF 402
NO STUFF R668 10K 5% 1/16W MF 402
NO STUFF R643 10K 5% 1/16W MF 402
NO STUFF R642 10K 5% 1/16W MF 402
R698 10K 5% 1/16W MF 402

CPU_DATA<48>
CPU_DATA<49>
CPU_DATA<50>
CPU_DATA<51>
CPU_DATA<52>
CPU_DATA<53>
CPU_DATA<54>
CPU_DATA<55>

NO_SSCG R681 10K 5% 1/16W MF 402
NO_SSCG R680 10K 5% 1/16W MF 402
NO STUFF R654 10K 5% 1/16W MF 402
R655 10K 5% 1/16W MF 402
R625 10K 5% 1/16W MF 402
R624 10K 5% 1/16W MF 402
NO STUFF R683 10K 5% 1/16W MF 402
R626 10K 5% 1/16W MF 402

- BUF_REF_CLK_OUTEnable_h: 0: Active; 1: Active
- SelPLL4extsrc: 0: Internal source; 1: External source
- EnPCIROMPullup: 0: Boot ROM on PCI; 1: Boot ROM on PCI
- OBSOLETE (should remain high)
- EnPCIROMPullup: 0: Boot ROM on PCI; 1: Boot ROM on CardSlot
- EnTI1394bWorkaround: 0: TI 1394b workaround; 1: No TI 1394b workaround
- BIT2
- BIT1
- BIT0
- Spare

MaxBus output impedance
111: 28.6 ohm
011: 33.3 ohm
101: 40 ohm
001: 50 ohm
110: 66.6 ohm
010: 100 ohm
100: 200 ohm
000: 200 ohm

R159 4.7 5% 1/16W MF 402
+1_5V_INTREPID_PLL → +1_5V_INTREPID_PLL7
C187 0.22µF 20% 6.3V CERM 402

H26 VDD15A_7 (PLL6) OMIT

U51 INTREPID-REV2.1 BGA

CPU_BR_L	E29	BR	INPUT
CPU_BG_L	E26	BG	NO BUS KEEPER
CPU_TS_L	B27	TS	NO BUS KEEPER
CPU_ADDR<0>	D24	A_0	
CPU_ADDR<1>	D25	A_1	
CPU_ADDR<2>	A27	A_2	
CPU_ADDR<3>	E24	A_3	
CPU_ADDR<4>	G23	A_4	
CPU_ADDR<5>	B26	A_5	
CPU_ADDR<6>	A26	A_6	
CPU_ADDR<7>	D23	A_7	
CPU_ADDR<8>	A25	A_8	
CPU_ADDR<9>	E23	A_9	
CPU_ADDR<10>	J22	A_10	
CPU_ADDR<11>	B25	A_11	
CPU_ADDR<12>	H22	A_12	
CPU_ADDR<13>	G22	A_13	
CPU_ADDR<14>	D22	A_14	
CPU_ADDR<15>	B24	A_15	
CPU_ADDR<16>	B23	A_16	
CPU_ADDR<17>	E22	A_17	
CPU_ADDR<18>	J21	A_18	
CPU_ADDR<19>	G21	A_19	
CPU_ADDR<20>	E21	A_20	
CPU_ADDR<21>	A24	A_21	
CPU_ADDR<22>	D21	A_22	
CPU_ADDR<23>	A23	A_23	
CPU_ADDR<24>	H20	A_24	
CPU_ADDR<25>	B22	A_25	
CPU_ADDR<26>	H21	A_26	
CPU_ADDR<27>	A22	A_27	
CPU_ADDR<28>	E20	A_28	
CPU_ADDR<29>	B21	A_29	
CPU_ADDR<30>	D20	A_30	
CPU_ADDR<31>	A21	A_31	
CPU_CI_L	G26	CI	
CPU_GBL_L	A29	GBL	
CPU_TBST_L	A28	TBST	
CPU_TSIZ<0>	G24	TSIZ_0	
CPU_TSIZ<1>	H24	TSIZ_1	
CPU_TSIZ<2>	D26	TSIZ_2	
CPU_TT<0>	E25	TT_0	
CPU_TT<1>	G25	TT_1	
CPU_TT<2>	B28	TT_2	
CPU_TT<3>	D27	TT_3	
CPU_TT<4>	J25	TT_4	
CPU_WT_L	D28	WT	
CPU_AACK_L	B29	AACK	NO BUS KEEPER - PU
CPU_ARTRY_L	H23	ARTRY	NO BUS KEEPER - PU
CPU_HIT_L	B31	HIT	INPUT - PU
CPU_QREQ_L	A32	QREQ	INPUT - PD
CPU_QACK_L	G27	QACK	NO BUS KEEPER - ?
INT_SUSPEND_REQ_L	AK9	SUSPENDREQ	
INT_SUSPEND_ACK_L	AM8	SUSPENDACK	

(1 OF 9) CRITCAL

MAXBUS INTERFACE

Vin = Intrepid Vcore (1.5V)
Vout = MaxBus rail (1.8V)

INT_CPUFB_IN	J24	CPU_FB_IN	
INT_CPUFB_OUT	H16	CPU_FB_OUT	NO BUS KEEPER - PU
SYSCLK_LA_TP	G8	ANALYZER_CLK	
CPU_CLK_EN	AH9	STOPCPUCLK	INPUT - PU
INTREPID_ACS_REF	H13	ACS_REF	NO BUS KEEPER - ?
SYSCLK_CPU_UF	J15	CPU_CLK	NO BUS KEEPER - ?
CPU_TBEN	A31	TBEN	NO BUS KEEPER - PU

INTREPID OUTPUTS HIGH BY DEFAULT

VSSA_7 (PLL6) H25

DBG	A30	CPU_DBG_L	
DRDY	G28	CPU_DRDY_L	
DTI_0	K25	CPU_DTI<0>	
DTI_1	D29	CPU_DTI<1>	
DTI_2	B30	CPU_DTI<2>	
TA	E27	CPU_TA_L	
TEA	E28	CPU_TEA_L	

D_0	D10	CPU_DATA<0>	
D_1	G12	CPU_DATA<1>	
D_2	E11	CPU_DATA<2>	
D_3	H11	CPU_DATA<3>	
D_4	B9	CPU_DATA<4>	
D_5	B8	CPU_DATA<5>	
D_6	A9	CPU_DATA<6>	
D_7	A8	CPU_DATA<7>	
D_8	E12	CPU_DATA<8>	
D_9	D11	CPU_DATA<9>	
D_10	B10	CPU_DATA<10>	
D_11	J13	CPU_DATA<11>	
D_12	A10	CPU_DATA<12>	
D_13	D12	CPU_DATA<13>	
D_14	E13	CPU_DATA<14>	
D_15	G13	CPU_DATA<15>	
D_16	B11	CPU_DATA<16>	
D_17	D13	CPU_DATA<17>	
D_18	A11	CPU_DATA<18>	
D_19	G14	CPU_DATA<19>	
D_20	H14	CPU_DATA<20>	
D_21	E14	CPU_DATA<21>	
D_22	B12	CPU_DATA<22>	
D_23	G15	CPU_DATA<23>	
D_24	B13	CPU_DATA<24>	
D_25	H15	CPU_DATA<25>	
D_26	D14	CPU_DATA<26>	
D_27	B14	CPU_DATA<27>	
D_28	A12	CPU_DATA<28>	
D_29	G16	CPU_DATA<29>	
D_30	E15	CPU_DATA<30>	
D_31	J16	CPU_DATA<31>	
D_32	D15	CPU_DATA<32>	
D_33	A14	CPU_DATA<33>	
D_34	A13	CPU_DATA<34>	
D_35	D16	CPU_DATA<35>	
D_36	E16	CPU_DATA<36>	
D_37	G17	CPU_DATA<37>	
D_38	B15	CPU_DATA<38>	
D_39	H17	CPU_DATA<39>	
D_40	A15	CPU_DATA<40>	
D_41	B16	CPU_DATA<41>	
D_42	E17	CPU_DATA<42>	
D_43	A16	CPU_DATA<43>	
D_44	J18	CPU_DATA<44>	
D_45	H18	CPU_DATA<45>	
D_46	D17	CPU_DATA<46>	
D_47	G18	CPU_DATA<47>	
D_48	A17	CPU_DATA<48>	
D_49	B17	CPU_DATA<49>	
D_50	E18	CPU_DATA<50>	
D_51	B18	CPU_DATA<51>	
D_52	D18	CPU_DATA<52>	
D_53	A18	CPU_DATA<53>	
D_54	A19	CPU_DATA<54>	
D_55	H19	CPU_DATA<55>	
D_56	B19	CPU_DATA<56>	
D_57	J19	CPU_DATA<57>	
D_58	A20	CPU_DATA<58>	
D_59	D19	CPU_DATA<59>	
D_60	E19	CPU_DATA<60>	
D_61	G19	CPU_DATA<61>	
D_62	B20	CPU_DATA<62>	
D_63	G20	CPU_DATA<63>	

FB BUFFER HAS 50 OHM OUTPUT IMPEDANCE

R169 511 1% 1/16W MF 402
R168 0 5% 1/16W MF 402 (SYSCLK_CPU → SYSCLK_CPU_UF)
R161 1K 1% 1/16W MF 402

SHORT = 1" SHORTER THAN MATCHED LENGTH
LONG = 1" LONGER THAN MATCHED LENGTH

R155 0 5% 1/16W MF 402 (INT_CPUFB_OUT2 → INT_CPUFB_OUT_SHORT)
R140 0 5% 1/16W MF 402 (INT_CPUFB_OUT_SHORT → INT_CPUFB_OUT_NORM)
R128 NO STUFF 0 5% 1/16W MF 402 (INT_CPUFB_OUT_NORM → INT_CPUFB_LONG)
R146 NO STUFF 0 5% 1/16W MF 402
R141 0 5% 1/16W MF 402
R147 0 5% 1/16W MF 402 (INT_CPUFB_IN → INT_CPUFB_IN_NORM)
R136 NO STUFF 0 5% 1/16W MF 402

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:
1/ D47 - SELAGPSPREADCLK - SLEEP/WAKE CYCLE REQUIRED
2/ D46 - SELPCIISPREADCLK - SLEEP/WAKE CYCLE REQUIRED
3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN
IT CANNOT BE CHANGED BY SOFTWARE

MAXBUS PULL-UPS

MAXBUS SLEEP

RP3 10K 5% 1/16W SM1
- CPU_TS_L
- CPU_TA_L
- CPU_ARTRY_L

RP2 10K 5% 1/16W SM1
- CPU_BR_L
- CPU_HIT_L
- CPU_DRDY_L
- CPU_TEA_L
- CPU_AACK_L

R152 10K 5% 1/16W MF 402 (CPU_HIT_L)
R150 10K 5% 1/16W MF 402 (CPU_DBG_L)
R151 10K 5% 1/16W MF 402 (CPU_QREQ_L)

INTREPID BOOT STRAPS

BIT 56 TO 63

MAXBUS SLEEP

NO STUFF R669 10K 5% 1/16W MF 402
NO STUFF R645 10K 5% 1/16W MF 402
NO STUFF R697 10K 5% 1/16W MF 402
NO STUFF R670 10K 5% 1/16W MF 402
R644 10K 5% 1/16W MF 402
NO STUFF R646 10K 5% 1/16W MF 402

CPU_DATA<56>
CPU_DATA<57>
CPU_DATA<58>
CPU_DATA<59>
CPU_DATA<60>
CPU_DATA<61>
CPU_DATA<62>
CPU_DATA<63>

R656 10K 5% 1/16W MF 402
R685 10K 5% 1/16W MF 402
R657 10K 5% 1/16W MF 402
R628 10K 5% 1/16W MF 402
R682 10K 5% 1/16W MF 402
R658 10K 5% 1/16W MF 402
NO STUFF R627 10K 5% 1/16W MF 402
R629 10K 5% 1/16W MF 402

- Spare
- Spare
- OBSOLETE (should remain high) 0: 0.1 16b / Reg PCI 1: 0.1 16b / 2.3 PCI
- BOOT_PCIGNT_L: 0: GPIO5; 1: PCIGNT_L
- PCI1_REQ1_L: 0: GPIO6; 1: PCIREQ1_L
- PCI1_GNT1_L: 0: GPIO7; 1: PCIGNT1_L
- FireWire Phy interface 0: Legacy interface 1: Enable interface
- Processor Bus Mode 0: 60x bus (G3); 1: 60x bus

Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 8 OF 44	

SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS

PINS ARE SWAPABLE FOR RPAKS

U51 INTREPID-REV2.1 BGA (2 OF 9) CRITICAL — OMIT

DDR_DATA_0 … DDR_DATA_63

MEM_DATA<0> AK32 … MEM_DATA<63> K35

DDR_A_0 H35 MEM_ADDR<0> … DDR_A_12 D35 MEM_ADDR<12>

DDR_BA_0 L30 MEM_BA<0>

DDR_BA_1 M29 MEM_BA<1>

DDRCS_0 AN34 MEM_CS_L<0>

DDRCS_1 AN36 MEM_CS_L<1> ‘0’ & ‘1’ GO TO SLOT A

DDRCS_2 AL35 MEM_CS_L<2> ‘2’ & ‘3’ GO TO SLOT B

DDRCS_3 AL33 MEM_CS_L<3>

DDR_DQS_0 AJ31 MEM_DQS<0> … DDR_DQS_7 L32 MEM_DQS<7>

DDR_DM_0 AJ33 MEM_DQM<0> … DDR_DM_7 L33 MEM_DQM<7>

DDRRAS L29 MEM_RAS_L

DDRCAS H32 MEM_CAS_L

DDRWE K30 MEM_WE_L

DDRCKE0 AN35 MEM_CKE<0>

DDRCKE1 AM35 MEM_CKE<1> ‘0’ & ‘1’ GO TO SLOT A

DDRCKE2 AM36 MEM_CKE<2> ‘2’ & ‘3’ GO TO SLOT B

DDRCKE3 AL36 MEM_CKE<3>

DDR_SELHI_0 AB32 MEM_MUXSEL_MSB_L_TP

DDR_SELHI_1 AE29 MEM_MUXSEL_MSB ‘0’S ARE SAME POLARITY (ACTIVE-LO)

DDR_SELLO_0 N30 MEM_MUXSEL_LSB_L_TP ‘1’S ARE SAME POLARITY (ACTIVE-HI)

DDR_SELLO_1 T32 MEM_MUXSEL_LSB

DDR_MCLK_0_P Y32 SYSCLK_DDRCLK_A0_UF

DDR_MCLK_0_N Y33 SYSCLK_DDRCLK_A0_L_UF

DDR_MCLK_1_P Y35 SYSCLK_DDRCLK_A1_UF

DDR_MCLK_1_N Y36 SYSCLK_DDRCLK_A1_L_UF

DDR_MCLK_2_P Y30 INT_DDRCLK2_P_TP

DDR_MCLK_2_N W30 INT_DDRCLK2_N_TP

DDR_MCLK_3_P W32 SYSCLK_DDRCLK_B0_UF

DDR_MCLK_3_N W33 SYSCLK_DDRCLK_B0_L_UF

DDR_MCLK_4_P V33 SYSCLK_DDRCLK_B1_UF

DDR_MCLK_4_N V32 SYSCLK_DDRCLK_B1_L_UF

DDR_MCLK_5_P W35 INT_DDRCLK5_P_TP

DDR_MCLK_5_N W36 INT_DDRCLK5_N_TP

DDR_REF AA22 INT_MEM_REF_H

DDR_VREF_0 Y22

DDR_VREF_1 T22 INT_MEM_VREF

DDR MEMORY INTERFACE

R209 1K 1% 1/16W MF 402 — MEM_VREF

+2_5V_INTREPID

R208 10K 1% 1/16W MF 402

R202 10K 1% 1/16W MF 402

C249 0.1uF 10% 16V CERM 402

INT_MEM_VREF

CLOCKS

SYSCLK_DDRCLK_A1_UF → SYSCLK_DDRCLK_A1

SYSCLK_DDRCLK_A1_L_UF → SYSCLK_DDRCLK_A1_L

SYSCLK_DDRCLK_A0_UF → SYSCLK_DDRCLK_A0

SYSCLK_DDRCLK_A0_L_UF → SYSCLK_DDRCLK_A0_L

SYSCLK_DDRCLK_B1_UF → SYSCLK_DDRCLK_B1

SYSCLK_DDRCLK_B1_L_UF → SYSCLK_DDRCLK_B1_L

SYSCLK_DDRCLK_B0_UF → SYSCLK_DDRCLK_B0

SYSCLK_DDRCLK_B0_L_UF → SYSCLK_DDRCLK_B0_L

CS

MEM_CS_L<0> → RAM_CS_L<0>

MEM_CS_L<1> → RAM_CS_L<1>

MEM_CS_L<2> → RAM_CS_L<2>

MEM_CS_L<3> → RAM_CS_L<3>

CKE

MEM_CKE<0> → RAM_CKE<0>

MEM_CKE<1> → RAM_CKE<1>

MEM_CKE<2> → RAM_CKE<2>

MEM_CKE<3> → RAM_CKE<3>

ADDR

MEM_ADDR<0> → RAM_ADDR<0>

MEM_ADDR<1> → RAM_ADDR<1>

MEM_ADDR<2> → RAM_ADDR<2>

MEM_ADDR<3> → RAM_ADDR<3>

MEM_ADDR<4> → RAM_ADDR<4>

MEM_ADDR<5> → RAM_ADDR<5>

MEM_ADDR<6> → RAM_ADDR<6>

MEM_ADDR<7> → RAM_ADDR<7>

MEM_ADDR<8> → RAM_ADDR<8>

MEM_ADDR<9> → RAM_ADDR<9>

MEM_ADDR<10> → RAM_ADDR<10>

MEM_ADDR<11> → RAM_ADDR<11>

MEM_ADDR<12> → RAM_ADDR<12>

BA

MEM_BA<0> → RAM_BA<0>

MEM_BA<1> → RAM_BA<1>

CNTL

MEM_WE_L → RAM_WE_L

MEM_CAS_L → RAM_CAS_L

MEM_RAS_L → RAM_RAS_L

1MB BOOT ROM

+3V_MAIN

C125 2.2uF 10% 10V CERM 805

C773 0.1uF 10% 10V CERM 402

C122 0.1uF 10% 10V CERM 402

U11 FEPR-1MX8 1MX8-3.3V TSOP

VPP OMIT VCC

PCI_AD<0> … PCI_AD<31>

A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20

DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7

CE OE WE WP PWD GND

ROM_CS_TP_L

R236 NO STUFF 0 5% 1/16W MF 402

R691 10K 5% 1/16W MF 402

R112 10K 5% 1/16W MF 402

R674 1K 5% 1/16W MF 402

R1 0 NO STUFF 5% 1/16W MF 402

R271 0 NO STUFF 5% 1/16W MF 402

R194 0 NO STUFF 5% 1/16W MF 402

ROM_CS_L

ROM_ONBOARD_CS_TP_L

ROM_OE_TP_L

ROM_RW_TP_L

ROM_ONBOARD_CS_L

ROM_OE_L

ROM_RW_L

ROM_WP_L

INT_RESET_L

OVERRIDE ROM MODULE INTERCEPTS ROM CHIP SELECT

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1542	1	IC,BootRom Q16A	U11	CRITICAL	?

Weak pulldowns ensure CKEs stay low after 2.5V I/O to Intrepid shuts off.

RAM_CKE<0> RAM_CKE<1> RAM_CKE<2> RAM_CKE<3>

R247 10K 5% 1/16W MF 402 — INT_2_5V_COLD

R257 10K 5% 1/16W MF 402 — INT_2_5V_COLD

R260 10K 5% 1/16W MF 402 — INT_2_5V_COLD

R265 10K 5% 1/16W MF 402 — INT_2_5V_COLD

INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D | DRAWING NUMBER 051-6653 | REV. C

SCALE NONE | SHT 9 OF 44



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND

16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 10 OF 44	



SLOT "A"
LOWER SLOT
FACTORY SLOT



SLOT "B"
UPPER SLOT
CUSTOMER SLOT

NOTE: The SODIMM connector footprint has a through-hole slot on the PCB for additional mounting





DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 11 OF 44	


R167
4.7
+1 5V INTREPID PLL
+1 5V INTREPID PLL6
C190
0.22UF
R272
33
CLK33M AIRPORT
C302
12PF
R230
33
CLK33M CBUS
C311
12PF
R273
22
CLK33M NEC
C372
12PF
R264
33
PCI FEEDBACK CLOCK MATCHES LONGEST PCI CLOCK ROUTE
R244
47
PLACE NEAR INTREPID
R252
33
CLK66M GPU AGP
J11
VDD15A_6
(PLL4)
U51
INTREPID-REV2.1
BGA
(7 OF 9)
CRITICAL
OMIT
PCI/ROM
INTERFACE
VOUT = 3.3V
VIN = 1.5V
PCI_REQ_0
PCI_REQ_1
PCI_REQ_2
PCI_GNT_0
PCI_GNT_1
PCI_GNT_2
PCI_CLK0
PCI_CLK1
PCI_CLK2
PCI_CLK_OUT
PCI_CLK_IN
PCI_PAR
PCI_FRAME
PCI_TRDY
PCI_IRDY
PCI_STOP
PCI_DEVSEL
PCI_CBE_0
PCI_CBE_1
PCI_CBE_2
PCI_CBE_3
ROM_OVRLY_EN
ROM_CS
ROM_OE
ROM_WE
PCIAD_0
PCIAD_1
PCIAD_2
PCIAD_3
PCIAD_4
PCIAD_5
PCIAD_6
PCIAD_7
PCIAD_8
PCIAD_9
PCIAD_10
PCIAD_11
PCIAD_12
PCIAD_13
PCIAD_14
PCIAD_15
PCIAD_16
PCIAD_17
PCIAD_18
PCIAD_19
PCIAD_20
PCIAD_21
PCIAD_22
PCIAD_23
PCIAD_24
PCIAD_25
PCIAD_26
PCIAD_27
PCIAD_28
PCIAD_29
PCIAD_30
PCIAD_31
(PLL4)
VSSA_6
J10
R197
4.7
+1 5V INTREPID PLL5
C270
0.22UF
+1 5V AGP
R245
60.4
NOTE: Designs using AGP slot should use 52-ohm a resistor here.
R246
0
AGP_FB_CLK IS ROUTED THE SAME LENGTH AS CLK66M_GPU_AGP
V14
VDD15A_5
(PLL5)
U51
INTREPID-REV2.1
BGA
(3 OF 9)
CRITICAL
AGP
INTERFACES
STP_AGP
AGPPVT
AGPVREF0
AGPVREF1
AGP_BUSY
AGP_CLK
AGP_FB_IN
AGP_FB_OUT
Vout = AGPIO (1.5V)
Vin = Vcore (1.5V)
Vout = AGPIO (1.5V)
INT_AGPPVT
INT_AGP_VREF
CLK66M_AGP_1_5V_VM
INT_AGP_FB_IN
INT_AGP_FB_OUT
AGPREQ
AGPGNT
AGPAD0
AGPAD1
AGPAD2
AGPAD3
AGPAD4
AGPAD5
AGPAD6
AGPAD7
AGPAD8
AGPAD9
AGPAD10
AGPAD11
AGPAD12
AGPAD13
AGPAD14
AGPAD15
AGPAD16
AGPAD17
AGPAD18
AGPAD19
AGPAD20
AGPAD21
AGPAD22
AGPAD23
AGPAD24
AGPAD25
AGPAD26
AGPAD27
AGPAD28
AGPAD29
AGPAD30
AGPAD31
AGPCBE_0
AGPCBE_1
AGPCBE_2
AGPCBE_3
AGPPAR
AGPFRAME
AGPTRDY
AGPIRDY
AGPSTOP
AGPDEVSEL
AGP_SBA0
AGP_SBA1
AGP_SBA2
AGP_SBA3
AGP_SBA4
AGP_SBA5
AGP_SBA6
AGP_SBA7
AGP_SB_STB_P
AGP_SB_STB_N
AGP_ST0
AGP_ST1
AGP_ST2
AGP_AD_STB0_P
AGP_AD_STB0_N
AGP_AD_STB1_P
AGP_AD_STB1_N
AGPPIPE
AGPRBF
AGP_WBF
VSSA_5
(PLL5)
V13
AGP PULL-UPS/PULL DOWNS
+3V_GPU
R334
10K
R308
10K
+1 5V AGP
RP34
10K
R553
10K
R318
10K
R317
10K
RP34
10K
RP34
10K
R316
10K
R552
10K
RP34
10K
R314
10K
R254
10K
R255
10K
R239
10K
R253
10K
R256
10K
R235
10K
PCI PULL-UPS
+3V_SLEEP
RP33
10K
RP33
10K
RP36
10K
RP36
10K
RP36
10K
RP33
10K
RP36
10K
+3V_MAIN
RP33
10K
NEC USB2 REQ REMAINS ON +3V_MAIN
BECAUSE THIS CHIP IS POWERED DURING SLEEP
AGP I/O REFERENCE
(PLACE CLOSE TO INTREPID AGP BALLS)
+1 5V AGP
R225
1K
R219
1K
C291
0.22uF
INT_AGP_VREF
SIMPLY PROVIDING REFERENCE TO CHIP
BECAUSE SINGLE AGP PWR PLANE AND CLOSE PROXIMITY OF CHIPS
SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS
PLACE CLOSE TO INTREPID SIDE
R277
22
R282
22
R278
22
INT_ROM_CS_L
INT_ROM_OE_L
INT_ROM_RW_L
ROM_CS_L
ROM_OE_L
ROM_RW_L
INTREPID AGP/PCI
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART
APPLE COMPUTER INC.
SIZE D
DRAWING NUMBER 051-6653
REV. C
SCALE NONE
SHT 12 OF 44







ENET_TXD SERIES TERMINATION

BUS / ADDR	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR A1-RD	RAM - LOWER J25 - PG 11	N/A	N/A	N/A
A2-WR A3-RD	RAM - UPPER J25 - PG 11	N/A	N/A	N/A
AC-WR AD-WR	N/A	N/A	DASH MODEM J14 - PG 25	N/A
AE-WR AF-RD	BOOTBANG EEPROM U51 - PG 6	N/A	N/A	N/A
84-WR 85-RD	LMU J3000 - PG 23 (LMU on RUX Brd.)	N/A	N/A	N/A
5C-WR 5D-RD	N/A	FAN CONTROLLER U52 - PG 25	N/A	N/A
6A-WR 6B-RD	N/A	N/A	SNAPPER SOUND J2 - PG 25	N/A
D2-WR D3-RD	N/A	CLOCK SLEW SSCG U30 - PG 14	N/A	N/A

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

JTG_RSTN_L	TST_TEI_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	DDR_TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL_TESTSEL5 (INPUT)	1(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0(I)	0(I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0(I)	1(I)	0	X(I)	ATPG IDDQ
0	1	0(I)	1(I)	1	X(I)	TEST TRI-STATE
0	1	1(I)	0(I)	0	X(I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1(I)	0(I)	1	X(I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1(I)	1(I)	X	X(I)	FUNCTIONAL TEST IDDQ

INT - ENET/FW/UATA EIDE/I2C

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE		SHT: 13 44

USB PORT ASSIGNMENTS

PORT A - PORT D/UNUSED

R181 10K — USB_DAM
R183 10K — USB_DAP
R156 10K — USB_DBM
R157 10K — USB_DBP
R164 10K — USB_DCM
R165 10K — USB_DCP
R182 10K — USB_DDM
R180 10K — USB_DDP

PORT E/BLUETOOTH

R174 22 — USB_DEP ↔ BT_USB_DP
R179 22 — USB_DEM ↔ BT_USB_DM
R178 15K
R175 15K

PORT F/MODEM

R192 22 — USB_DFP ↔ MODEM_USB_DP
R188 22 — USB_DFM ↔ MODEM_USB_DM
R189 15K
R193 15K

INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 14 OF 44	

PCI INTERRUPTS

R148 10K — CBUS_INT_L
R746 10K — AIRPORT_PCI_INT_L
R158 10K — NEC_PCI_INT_L

GPIO/EXTINT PULLUPS

R187 10K — USB_PWREN_EF_L
R191 10K — USB_OC_EF_L
RP11 10K — USB_OC_AB_L
RP11 10K — USB_PWREN_CD_L
RP8 10K — USB_PWREN_AB_L
RP11 10K — USB_OC_CD_L
RP8 10K — INT_EXTINT14_PU
RP5 10K — INT_EXTINT8_PU
RP6 10K — COMM_RING_DET_L
RP11 10K — INT_GPIO15_PU
RP6 10K — PMU_INT_NMI
RP6 10K — PMU_INT_L
R250 10K — PMU_REQ_L
RP7 10K — INT_GPIO12_PU
RP7 10K — INT_EXTINT13_PU
RP4 10K — INT_EXTINT16_PU
RP5 10K — INT_EXTINT11_PU
RP6 10K — INT_EXTINT10_PU
RP4 10K — INT_EXTINT12_PU
RP8 10K — INT_GPIO9_PU
RP8 10K — INT_GPIO1_PU
R153 10K — INT_EXTINT3_PU
RP15 10K — INT_MOD_DTO_UF
RP15 10K — INT_MOD_CLKOUT_UF
RP15 10K — INT_MOD_DTI
RP15 10K — INT_MOD_SYNC_UF
R206 10K — INT_MOD_BITCLK_UF
R166 100K — SND_HW_RESET_L

U49 LT1962-ADJ MSOP — IN, NC, NC, SHDN, OUT, ADJ, BYP, GND
C721 1uF — LTC1962_INT_VIN
C392 0.01uF — LT1962_INT_ADJ
R574 18.7K — +1_5V_INTREPID_PLL
C723 10uF — -> 1.55V OUTPUT
R567 68.1K — LT1962_INT_BYP

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
359S0086	1	IC,CY28512-2	U31	CRITICAL	SSCG

U31 CY28512D TSSOP (OMIT) — CRITICAL
INTERNAL 250K PULL-UP
OUTPUT IMPEDANCE ~18-20 OHMS

CLKIN ← CG_FSEL
FSEL ← CG_FSEL
SCLK ← INT_I2C_CLK1
SDATA ← INT_I2C_DATA1
ADDRSEL ← CG_ADDRSEL (INTERNAL 250K PULL-DOWN)
RESET* ← CG_RESET_L
PD* ← CG_SYSCLK_EN
LOCK ← CG_LOCK (OPEN DRAIN OUTPUT)
ODSEL (INTERNAL 250K PULL-UP)
CPU0 → CG_CLKOUT1 → INT_REF_CLK_IN
VDD0 VDD1 VDDA VDDC VDDQ
VSS0 VSS1 VSSA VSSC VSSQ

R284 0 — VCORE_VGATE
R296 10K
R142 0 — VCORE_VGATE
R293 33 — INT_REF_CLK_IN
R292 75 — PLACE NEAR INTREPID TO MINIMIZE OVERSHOOT

R286 0 — NO STUFF
R287 10K — MAIN_RESET_L
R288 10K
R295 10K — NO STUFF

L15 400-OHM-EMI SM-1 — +3V_MAIN
L14 400-OHM-EMI SM-1 — +2_5V_MAIN
C400 0.1uF — +3V_CG_PLL_MAIN
C402 1uF
C399 0.1uF
C394 0.1uF — +2_5V_CG_MAIN

R450 0 — CG_FSEL
R467 0 — NO STUFF — SYSTEM_CLK_EN
R457 0 — INT_TDO
R134 0 — NO STUFF — CLK18M_INT_EXT
R113 51 — NO STUFF
R144 10M — NO STUFF — CLK18M_INT_XOUT
R143 0
Y2 18.432M — 8X4.5MM-SM — CLK18M_XTAL_IN
C152 22pF
C151 22pF
CRYSTAL LOAD CAPACITANCE IS 16PF
R218 0 — INT_REF_CLK_OUT
J9 U.FL-R_SMT F-ST-SM

HWPLL_TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0004	197S0035		Y2	Alt. for Siward Part

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES	RES-0402-V2	RESISTOR	10K		1/16W	5%	R292	NO_SSCG

R240 4 — +1_5V_INTREPID_PLL8
R280 4.7 — +1_5V_INTREPID_PLL4
R279 4.7 — +1_5V_INTREPID_PLL3
R243 4 — +1_5V_INTREPID_PLL2
R201 4.7 — +1_5V_INTREPID_PLL1
C337 0.22uF
C389 0.22uF
C388 0.22uF
C386 0.22uF
C387 0.22uF

L13 FERR-EMI-100-OHM SM — +3V_MAIN
+3V_INTREPID_USB
C235 0.01uF
C246 0.1uF
C256 10uF

U51 INTREPID-REV2.1 BGA CRITICAL (6 OF 9) — OMIT

GPIO0 GPIO1 GPIO2 GPIO3 GPIO4 GPIO5 GPIO6 GPIO9 GPIO11 GPIO12 GPIO15 GPIO16 — VCORE A/B SEL, GENERAL PURPOSE I/O'S
EXTINT0 EXTINT1 EXTINT2 EXTINT3 EXTINT4 EXTINT5 EXTINT6 EXTINT7 EXTINT8 EXTINT9 EXTINT10 EXTINT11 EXTINT12 EXTINT13 EXTINT14 EXTINT15 EXTINT16 EXTINT17 — INTERRUPTS
POWERBOOK SPARE
CBUS_REG_L
CBUS_IREQ_L
PCIPME PROCSLEEPREQ PENDPROCINT — PCI
XTAL_IN XTAL_OUT STOPXTAL WATCHDOG BUF_REF_CLK_OUT SS_REF_CLK_IN — CLOCKS
SCCTXDA SCCRTSA SCCDTRA SCCRXDA SCCGPIOA SCCTRXCA — VIA
SCCTXDB SCCRTSB SCCRXDB SCCGPIOB SCCTRXCB — MISO REQ* MOSI ACK* SCK
USB_VD0_P USB_VD0_N USB_VD1_P USB_VD1_N USB_PRTPWR0 USB_PWRFLT0 USB_VD2_P USB_VD2_N USB_VD3_P USB_VD3_N USB_PRTPWR1 USB_PWRFLT1 USB_VD4_P USB_VD4_N USB_VD5_P USB_VD5_N USB_PRTPWR2 USB_PWRFLT2 — USB
AUD_DTO AUD_DTI AUD_SYNC AUD_BITCLK AUD_CLKOUT — AUDIO/I2S (SIGNAL FROM MODEM)
MOD_DTO MOD_DTI MOD_SYNC MOD_BITCLK MOD_CLKOUT
IICCLK_2 IICDATA_2 — IIC
VSSA1 VSSA2 VSSA3 VSSA4 VSSA_8 VSSU_1 VSSU_2

RP13 47 — INT_I2S0_SND_TO_DAC
RP13 47 — INT_I2S0_SND_LRCLK
RP13 47 — INT_I2S0_SND_SCLK
RP13 47 — INT_I2S0_SND_MCLK
RP47 0K — SOFT_MODEM — INT_MOD_DTO
RP47 0K — SOFT_MODEM — INT_MOD_SYNC
RP47 0K — SOFT_MODEM — INT_MOD_BITCLK
RP47 0K — SOFT_MODEM — INT_MOD_CLKOUT

+3V_SLEEP
R258 1K
R241 1K
INT_I2C_CLK2
INT_I2C_DATA2



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0305	1	IC,ASIC,INTREPID,REV2.1,974 BGA,FAST	U51	CRITICAL	?

Intrepid Power

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 15 OF 44	

INTREPID MAXBUS DECOUPLING

24 Balls
4 X 10UF (0805)
28 X 0.22UF (0402)

MAXBUS_SLEEP

C148 10uF, C142 10uF, C182 0.22uF, C178 0.22uF, C141 0.22uF, C145 0.22uF, C214 0.22uF, C163 0.22uF, C164 0.22uF, C225 0.22uF, C160 0.22uF, C159 0.22uF
C144 10uF, C146 10uF, C204 0.22uF, C166 0.22uF, C205 0.22uF, C223 0.22uF, C229 0.22uF, C181 0.22uF, C207 0.22uF, C208 0.22uF, C183 0.22uF, C180 0.22uF
C165 0.22uF, C206 0.22uF, C147 0.22uF, C149 0.22uF, C179 0.22uF, C162 0.22uF, C161 0.22uF, C213 0.22uF

All 10uF: 20% 6.3V CERM 805. All 0.22uF: 20% 6.3V CERM 402.

INTREPID CORE DECOUPLING

30 Balls
4 X 10UF (0805)
29 X 0.22UF (0402)

+1_5V_MAIN

C324 10uF, C325 10uF, C299 0.22uF, C279 0.22uF, C262 0.22uF, C292 0.22uF, C248 0.22uF, C302 0.22uF, C300 0.22uF, C290 0.22uF, C272 0.22uF, C259 0.22uF
C201 10uF, C200 10uF, C301 0.22uF, C278 0.22uF, C226 0.22uF, C238 0.22uF, C250 0.22uF, C263 0.22uF, C224 0.22uF, C222 0.22uF, C261 0.22uF, C227 0.22uF
C271 0.22uF, C310 0.22uF, C288 0.22uF, C260 0.22uF, C303 0.22uF, C287 0.22uF, C258 0.22uF, C236 0.22uF, C289 0.22uF

All 10uF: 20% 6.3V CERM 805. All 0.22uF: 20% 6.3V CERM 402.

INTREPID AGP I/O DECOUPLING

21 Balls
4 X 10UF (0805)
21 X 0.22UF (0402)

+1_5V_AGP

C381 10uF, C380 10uF, C367 0.22uF, C319 0.22uF, C330 0.22uF, C363 0.22uF, C366 0.22uF, C332 0.22uF, C361 0.22uF, C320 0.22uF, C328 0.22uF, C364 0.22uF
C382 10uF, C379 10uF, C365 0.22uF, C329 0.22uF, C345 0.22uF, C346 0.22uF, C373 0.22uF, C344 0.22uF, C331 0.22uF, C312 0.22uF, C354 0.22uF, C347 0.22uF
C321 0.22uF

All 10uF: 20% 6.3V CERM 805. All 0.22uF: 20% 6.3V CERM 402.

INTREPID 3.3V DECOUPLING

57 Balls
4 X 10UF (0805)
40 X 0.22UF (0402)

+3V_MAIN

C378 10uF, C376 10uF, C170 0.22uF, C358 0.22uF, C268 0.22uF, C327 0.22uF, C342 0.22uF, C215 0.22uF, C352 0.22uF, C171 0.22uF, C158 0.22uF, C309 0.22uF
C377 10uF, C375 10uF, C175 0.22uF, C357 0.22uF, C351 0.22uF, C350 0.22uF, C286 0.22uF, C176 0.22uF, C189 0.22uF, C167 0.22uF, C371 0.22uF, C359 0.22uF
C285 0.22uF, C283 0.22uF, C269 0.22uF, C221 0.22uF, C234 0.22uF, C247 0.22uF, C257 0.22uF, C343 0.22uF, C313 0.22uF, C228 0.22uF
C360 0.22uF, C308 0.22uF, C318 0.22uF, C237 0.22uF, C317 0.22uF, C341 0.22uF, C177 0.22uF, C212 0.22uF, C349 0.22uF, C184 0.22uF

All 10uF: 20% 6.3V CERM 805. All 0.22uF: 20% 6.3V CERM 402.

INTREPID DDR DECOUPLING

44 Balls
4 X 10UF (0805)
46 X 0.22UF (0402)

+2_5V_INTREPID

C314 10uF, C322 10uF, C304 0.22uF, C266 0.22uF, C172 0.22uF, C281 0.22uF, C243 0.22uF, C253 0.22uF, C334 0.22uF, C241 0.22uF, C348 0.22uF, C192 0.22uF
C191 10uF, C202 10uF, C306 0.22uF, C252 0.22uF, C275 0.22uF, C297 0.22uF, C240 0.22uF, C218 0.22uF, C274 0.22uF, C369 0.22uF, C368 0.22uF, C168 0.22uF
C265 0.22uF, C251 0.22uF, C216 0.22uF, C254 0.22uF, C305 0.22uF, C186 0.22uF, C219 0.22uF, C315 0.22uF, C264 0.22uF, C294 0.22uF
C323 0.22uF, C273 0.22uF, C242 0.22uF, C203 0.22uF, C333 0.22uF, C217 0.22uF, C230 0.22uF, C293 0.22uF, C231 0.22uF, C296 0.22uF
C239 0.22uF, C316 0.22uF, C185 0.22uF, C282 0.22uF, C295 0.22uF, C280 0.22uF

All 10uF: 20% 6.3V CERM 805. All 0.22uF: 20% 6.3V CERM 402.

INTREPID/MAIN 2.5V DECOUPLING

10 X 0.22UF (0402)

+2_5V_MAIN

C770 0.22uF, C139 0.22uF, C335 0.22uF, C735 0.22uF, C245 0.22uF, C736 0.22uF, C739 0.22uF, C395 0.22uF, C374 0.22uF, C385 0.22uF

All 0.22uF: 20% 6.3V CERM 402.

Place these 2.5V Decoupling Caps near the Edge of +2.5V_MAIN and +2.5V_INTREPID split

Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 16 OF 44	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0608	197S0038		Y1	Alt. for Siward Part

+3V_NEC_VDD 17 38

C749 0.1uF 20% 10V CERM 402
C746 0.1uF 20% 10V CERM 402
C761 0.1uF 20% 10V CERM 402
C750 0.1uF 20% 10V CERM 402
C756 0.1uF 20% 10V CERM 402
C748 0.1uF 20% 10V CERM 402
C769 0.1uF 20% 10V CERM 402
C752 0.1uF 20% 10V CERM 402
C747 0.1uF 20% 10V CERM 402
C197 10uF 20% 6.3V CERM 805
C765 0.1uF 20% 10V CERM 402
C768 0.1uF 20% 10V CERM 402

+3V_MAIN

L7 FERR-EMI-100-OHM SM

R172 0 5% 1/16W MF 603

C760 0.1uF 20% 10V CERM 402
C751 0.1uF 20% 10V CERM 402
C173 10uF 20% 6.3V CERM 805

38 NEC_AVDD

38 17 +3V_NEC_VDD

Y1's LOAD CAPACITANCE = 16 pF

CRITICAL
Y1 30.0000M
8X4.5MM-SM
NEC_XT2_R

C759 27pF 5% 50V CERM 402
C136 27pF 5% 50V CERM 402
R124 100 5% 1/16W MF 402

R613 43.2 1% 1/16W MF 402 — NEC_USB_DAM 25 37 39
R612 43.2 1% 1/16W MF 402 — NEC_USB_DAP 25 37 39

Low/Full/High Speed (External)

R609 43.2 1% 1/16W MF 402 — NEC_USB_DBM 25 37 39
R610 43.2 1% 1/16W MF 402 — NEC_USB_DBP 25 37 39

Low/Full/High Speed (External)

CRITICAL
U17
NEC_uPD720101_USB2
FBGA

H3 M4 C8 P2 P3 P12 A13 A12 A3 E2 N8 L13 J13 H13 F13 D13 G12 H4 D7 — VDD
VDD_PCI
N10 N12 — AVDD

39 37 24 18 12 9 PCI_AD<0>	M5	AD0	
39 37 24 18 12 9 PCI_AD<1>	P5	AD1	
39 37 24 18 12 9 PCI_AD<2>	N5	AD2	
39 37 24 18 12 9 PCI_AD<3>	P4	AD3	
39 37 24 18 12 9 PCI_AD<4>	N4	AD4	
39 37 24 18 12 9 PCI_AD<5>	M3	AD5	
39 37 24 18 12 9 PCI_AD<6>	N3	AD6	
39 37 24 18 12 9 PCI_AD<7>	M1	AD7	
39 37 24 18 12 9 PCI_AD<8>	L2	AD8	
39 37 24 18 12 9 PCI_AD<9>	L1	AD9	
39 37 24 18 12 9 PCI_AD<10>	K2	AD10	
39 37 24 18 12 9 PCI_AD<11>	L3	AD11	
39 37 24 18 12 9 PCI_AD<12>	K1	AD12	
39 37 24 18 12 9 PCI_AD<13>	K3	AD13	
39 37 24 18 12 9 PCI_AD<14>	J2	AD14	
39 37 24 18 12 9 PCI_AD<15>	J1	AD15	
39 37 24 18 12 9 PCI_AD<16>	F2	AD16	
39 37 24 18 12 9 PCI_AD<17>	E3	AD17	
39 37 24 18 12 9 PCI_AD<18>	E1	AD18	
39 37 24 18 12 9 PCI_AD<19>	D3	AD19	
39 37 24 18 12 9 PCI_AD<20>	D1	AD20	
39 37 24 18 12 PCI_AD<21>	D2	AD21	
39 37 24 18 12 PCI_AD<22>	C2	AD22	
39 37 24 18 12 PCI_AD<23>	C1	AD23	
39 37 24 18 12 9 PCI_AD<24>	B4	AD24	
39 37 24 18 12 9 PCI_AD<25>	A4	AD25	
39 37 24 18 12 9 PCI_AD<26>	B5	AD26	
(PCI_AD<27>)	C4	AD27	
39 37 24 18 12 9 PCI_AD<28>	A5	AD28	
39 37 24 18 12 9 PCI_AD<29>	C5	AD29	
39 37 24 18 12 9 PCI_AD<30>	B6	AD30	
39 37 24 18 12 9 PCI_AD<31>	A6	AD31	
37 24 18 12 PCI_CBE<0>	M2	CBE0	
37 24 18 12 PCI_CBE<1>	J3	CBE1	
37 24 18 12 PCI_CBE<2>	F1	CBE2	
37 24 18 12 PCI_CBE<3>	C3	CBE3	
39 37 24 18 12 PCI_PAR	J4	PAR	
39 37 24 18 12 PCI_FRAME_L	F3	FRAME	
39 37 24 18 12 PCI_IRDY_L	F4	IRDY	
39 37 24 18 12 PCI_TRDY_L	G1	TRDY	
39 37 24 18 12 PCI_STOP_L	G3	STOP	
NEC_IDSEL	B3	IDSEL	
39 37 24 18 12 PCI_DEVSEL_L	G2	DEVSEL	
12 NEC_PCI_REQ_L	C6	REQ	
12 NEC_PCI_GNT_L	D6	GNT	
18 PCI_PERR_L	H2	PERR	
18 PCI_SERR_L	H1	SERR	
NEC_PCI_INTA_L	C7	INTA	
NEC_PCI_INTB_L	B7	INTB	
NEC_PCI_INTC_L	A7	INTC	
35 12 CLK33M_NEC	A8	PCLK	
17 NEC_IO_RESET_L	B8	VBBRST	
NEC_CRUN_L	N6	CRUN	
17 NEC_PME_L	D9	PME	
17 NEC_MAIN_RESET_L	C9	VCCRST	
NEC_SMI_L_TP	L6	SMI	
17 NEC_LEGC	L7	LEGC	

XT1/SCLK	L9	NEC_XT1	
XT2	P8	NEC_XT2	
RSDM1	M14	NEC_USB_RSDM1	
DM1	M13	(NEC_USB_DAM)	
DP1	L14	(NEC_USB_DAP)	
RSDP1	K13	NEC_USB_RSDP1	
RSDM2	K14	NEC_USB_RSDM2	
DM2	K12	(NEC_USB_DBM)	
DP2	J14	(NEC_USB_DBP)	
RSDP2	J12	NEC_USB_RSDP2	
RSDM3	H11	NC	
DM3	G11		
DP3	G13		
RSDP3	G14	NC	
RSDM4	F12	NC	
DM4	F14		
DP4	E12		
RSDP4	E14	NC	
RSDM5	E13	NC	
DM5	D14		
DP5	C13		
RSDP5	C14	NC	
RREF	P11	NEC_RREF	
OCI1	B12	NEC_LUSB_OCI 17	
OCI2	B11	NEC_RUSB_OCI 17	
OCI3	B10	NEC_OCI<3>	
OCI4	A10	NEC_OCI<4>	
OCI5	B9	NEC_OCI<5>	
PPON1	C12 OUT	NEC_LUSB_PPON 25 39	
PPON2	A11 OUT	NEC_RUSB_PPON 25 39	
PPON3	C11 OUT	NEC_PPON3_TP	
PPON4	C10 OUT	NEC_PPON4_TP	
PPON5	A9 OUT	NEC_PPON5_TP	
NC1	P6	NEC_NC<1>	
NC2	M6	NEC_NC<2>	
NTEST1	M8 IPD	NC	
SMC	M7 IPD	NC	
TEB	N7 IPD	NC	
AMC	P7 IPD	NEC_AMC_TP	
TEST	L8 IPD	NC	
NANDTEST	M10	NEC_NANDTESTEN_TP	
SRCLK	M9	NC	
SRDTA	N9	NEC_NANDTESTOUT_TP	
SRMOD	P9 IPD	NC	
AVSS			

R614 9.09K 1% 1/16W MF 402 — Tie to GND (NEC_AVSS_F) at ball N11
NEC_AVSS_F 17

+3V_NEC_VDD 17 38

RP43 10K 5% 1/16W SM1 (3-6)
RP43 10K 5% 1/16W SM1 (4-5)
R606 10K 5% 1/16W MF 402
R615 1K 5% 1/16W MF 402
R632 1K 5% 1/16W MF 402

NEC documentation indicates that NCs must be tied high.

VSS

B1 N1 P10 N14 H14 B14 A2 B2 N2 N13 B13 M11 L12 H12 D12 G4 J11 F11 D8 — AVSS(R)
N11 P13 M12 — AVSS

R798 0 5% 1/16W MF 603 — 17 NEC_AVSS_F

R636 22 5% 1/16W MF 402 — PCI_AD<27>

RP45 47 5% 1/16W SM1
Series Rpaks required to facilitate NAND-tree testing
14 NEC_PCI_INT_L

R617 4.7K 5% 1/16W MF 402

RP44 47 5% 1/16W SM1

29 26 23 IO_RESET_L	1	8	NEC_IO_RESET_L 17
39 29 24 14 PMU_PME_L	2	7	NEC_PME_L 17
39 29 24 19 18 14 MAIN_RESET_L	3	6	NEC_MAIN_RESET_L 17
17 NEC_LEGC	4	5	

+3V_MAIN

RP43 10K 5% 1/16W SM1 (7-2)
RP43 10K 5% 1/16W SM1 (8-1)
R607 0 5% 1/16W MF 402 — 17 NEC_LUSB_OCI — NEC_LUSB_OCI_UF 25 39
R608 0 5% 1/16W MF 402 — 17 NEC_RUSB_OCI — NEC_RUSB_OCI_UF 25 39

NO STUFF C743 0.1uF 20% 10V CERM 402
NO STUFF C744 0.1uF 20% 10V CERM 402

USB 2.0

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 17 OF 44	

PCI1510 PULL-UPS

+3V_SLEEP_PCCARD

R718 10K 5% 1/16W MF 402 — PCI_PERR_L (17 18)

R714 10K 5% 1/16W MF 402 — PCI_SERR_L (17 18)

R722 10K 5% 1/16W MF 402 — CBUS_SUSPEND_PU (18)

+2_5V_SLEEP

C787 4.7uF 20% 6.3V CERM 805

C786 0.22uF 20% 6.3V CERM 402

+3V_SLEEP

R756 0 5% 1/16W MF 603

+3V_SLEEP_PCCARD (39)

C60 10uF 20% 6.3V CERM 805

C776 10uF 20% 6.3V CERM 805

C789 0.22uF 20% 6.3V CERM 402

C791 0.22uF 20% 6.3V CERM 402

C784 0.22uF 20% 6.3V CERM 402

C782 0.22uF 20% 6.3V CERM 402

C783 0.22uF 20% 6.3V CERM 402

C778 0.22uF 20% 6.3V CERM 402

C775 0.22uF 20% 6.3V CERM 402

R721 10K 5% 1/16W MF 402

A7 C13 D5 E1 M1 N7 N11 — VCC

PCI1510 VR_EN_L (D4 L8)

U8 PCI1510GGU BGA

NC	H10	CLK_48_RSVD/NC
	D4	VR_EN*
	L8	VR_PORT
PCI_AD<0> (39 37 24 17 12 9)	N8	AD0
PCI_AD<1>	M7	AD1
PCI_AD<2>	L7	AD2
PCI_AD<3>	N6	AD3
PCI_AD<4>	K4	AD4
PCI_AD<5>	M6	AD5
PCI_AD<6>	L6	AD6
PCI_AD<7>	N5	AD7
PCI_AD<8>	N4	AD8
PCI_AD<9>	M2	AD9
PCI_AD<10>	M5	AD10
PCI_AD<11>	L4	AD11
PCI_AD<12>	N3	AD12
PCI_AD<13>	K5	AD13
PCI_AD<14>	L5	AD14
PCI_AD<15>	M4	AD15
PCI_AD<16>	J4	AD16
PCI_AD<17>	H1	AD17
PCI_AD<18>	H3	AD18
(PCI_AD<19>)	H2	AD19
PCI_AD<20>	G2	AD20
PCI_AD<21>	G4	AD21
PCI_AD<22>	F1	AD22
PCI_AD<23>	C3	AD23
PCI_AD<24>	F3	AD24
PCI_AD<25>	E2	AD25
PCI_AD<26>	F4	AD26
PCI_AD<27>	B1	AD27
PCI_AD<28>	D2	AD28
PCI_AD<29>	E4	AD29
PCI_AD<30>	D3	AD30
PCI_AD<31>	E3	AD31
PCI_CBE<0>	K6	C/BE0*
PCI_CBE<1>	M3	C/BE1*
PCI_CBE<2>	J2	C/BE2*
PCI_CBE<3>	A1	C/BE3*
PCI_PAR	N1	PAR
PCI_IRDY_L	K1	IRDY
PCI_SERR_L (18)	L2	SERR
CBUS_PCI_IDSEL	F2	IDSEL
PCI_PERR_L (18)	K3	PERR
PCI_FRAME_L	J1	FRAME
PCI_STOP_L	L1	STOP
PCI_TRDY_L	J3	TRDY
PCI_DEVSEL_L	K2	DEVSEL
CBUS_PCI_RESET_L	G3	PRST
CBUS_PCI_REQ_L (12)	C2	REQ
CBUS_PCI_GNT_L (12)	C1	GNT
CLK33M_CBUS (35 12)	G1	PCLK
NC	M9	SPKROUT
NC	M8	RI_OUT/PME
CBUS_SUSPEND_PU (18)	N10	SUSPEND
CBUS_INT_L (14)	K7	MFUNC0
CBUS_MFUNC1_PD (18)	N9	MFUNC1
CBUS_MFUNC2_PD (18)	L9	MFUNC2
CBUS_MFUNC3_PD (18)	K10	MFUNC3
CBUS_MFUNC4_PD (18)	M10	MFUNC4
CBUS_MFUNC5_PD (18)	N12	MFUNC5
CBUS_MFUNC6_PD (18)	L10	MFUNC6
	L11	GRST

CRITICAL — CLAMP FOR PC-CARD, CLAMP FOR PCI

	B11	VCCCB
	L3	VCCP
CBUS_VCCD0_L	N13	VCCD0*
CBUS_VCCD1_L	L12	VCCD1*
CBUS_VPPD0	K9	VPPD0
CBUS_VPPD1	M11	VPPD1
CBUS_DET_1_L (18 39)	L13	CD1*/CCD1*
CBUS_DET_2_L (18 39)	B5	CD2*/CCD2*
CBUS_IORD_L (18)	F12	IORD*/CAD13
CBUS_IOWR_L (18)	C11	IOWR*/CAD15
CBUS_OE_L (18)	G10	OE*/CAD11
CBUS_CE1_L (18)	H13	CE1*/CC/BE0*
CBUS_VS1 (18)	B2	VS1*/CVS1
CBUS_VS2 (18)	A9	VS2*/CVS2
CBUS_WE_L (18)	D13	WE*/CGNT*
CBUS_READY (18)	A6	RDY/IREQ*/CINT*
CBUS_RESET_L (18)	D8	RESET/CRST*
CBUS_REG_L (18)	A8	REG*/CC/BE3*
CBUS_BVD1_L (18)	C6	BVD1/CSTSCHG/STSCHG*/RI*
CBUS_BVD2_L (18)	D6	BVD2/SPKR*/CAUDIO
INTEGRATED PULL-UP	WP/IOIS16*/CCLKRUN*	
CBUS_CE2_L (18)	G13	CE2/CAD10*
CBUS_INPACK_L (18)	B8	INPACK/CREQ*
CBUS_WAIT_L (18)	B6	WAIT/CSERR*
CBUS_ADDR<0> (18)	C7	A0/CAD26
CBUS_ADDR<1> (18)	D7	A1/CAD25
CBUS_ADDR<2> (18)	B7	A2/CAD24
CBUS_ADDR<3> (18)	D10	A3/CAD23
CBUS_ADDR<4> (18)	B12	A4/CAD22
CBUS_ADDR<5> (18)	C8	A5/CAD21
CBUS_ADDR<6> (18)	C9	A6/CAD20
CBUS_ADDR<7> (18)	A12	A7/CAD18
CBUS_ADDR<8> (18)	E11	A8/CC/BE1*
CBUS_ADDR<9> (18)	F11	A9/CAD14
CBUS_ADDR<10> (18)	G11	A10/CAD9
CBUS_ADDR<11> (18)	G12	A11/CAD12
CBUS_ADDR<12> (18)	D9	A12/CC/BE2*
CBUS_ADDR<13> (18)	E12	A13/CPAR
CBUS_ADDR<14> (18)	D12	A14/CPERR*
CBUS_ADDR<15> (18)	C10	A15/CIRDY*
CBUS_ADDR_16_UF	B13	A16/CCLK
CBUS_ADDR<17> (18)	F10	A17/CAD16
CBUS_ADDR<18> (18)	E13	A18/RSVD
CBUS_ADDR<19> (18)	A13	A19/CBLOCK*
CBUS_ADDR<20> (18)	E10	A20/CSTOP*
CBUS_ADDR<21> (18)	D11	A21/CDEVSEL*
CBUS_ADDR<22> (18)	C12	A22/CTRDY*
CBUS_ADDR<23> (18)	A10	A23/CFRAME*
CBUS_ADDR<24> (18)	B10	A24/CAD17
CBUS_ADDR<25> (18)	B9	A25/CAD19
CBUS_DATA<0> (18)	A4	D0/CAD27
CBUS_DATA<1> (18)	C4	D1/CAD29
CBUS_DATA<2> (18)	A3	D2/RSVD
CBUS_DATA<3> (18)	K11	D3/CAD0
CBUS_DATA<4> (18)	K12	D4/CAD1
CBUS_DATA<5> (18)	J13	D5/CAD3
CBUS_DATA<6> (18)	J10	D6/CAD5
CBUS_DATA<7> (18)	H12	D7/CAD7
CBUS_DATA<8> (18)	C5	D8/CAD28
CBUS_DATA<9> (18)	B4	D9/CAD30
CBUS_DATA<10> (18)	B3	D10/CAD31
CBUS_DATA<11> (18)	M12	D11/CAD2
CBUS_DATA<12> (18)	J11	D12/CAD4
CBUS_DATA<13> (18)	K13	D13/CAD6
CBUS_DATA<14> (18)	J12	D14/RSVD
CBUS_DATA<15> (18)	H11	D15/CAD8

A2 A11 D1 F13 H4 K8 M13 N2 — GND

R719 22 5% 1/16W MF 402

R723 47 5% 1/16W MF 402 — MAIN_RESET_L (39 29 24 19 17 14)

RP1 10K 5% 1/32W 25V SM

CBUS_MFUNC1_PD (18)	6
CBUS_MFUNC2_PD (18)	4
CBUS_MFUNC3_PD (18)	7
CBUS_MFUNC4_PD (18)	3
CBUS_MFUNC5_PD (18)	9
CBUS_MFUNC6_PD (18)	8
	2
	1
	5
	10

SLEEP_L_LS5 (34 25 19 32)

R726 0 5% 1/16W MF 402 — TPS2211_SHTDWN

+3V_MAIN

+5V_MAIN

U4 TPS2211 SSOI AVPP

NC	9	
V_12	5	V_5_1
	6	V_5_2
	3	V_3_1
	4	V_3_2
	1	VCCD0
	2	VCCD1
	15	VPPD0
	14	VPPD1
	16	SHTDWN
	7	GND
AVPP	10	
AVCC0	11	
AVCC1	12	
AVCC2	13	
OC	8	NC

+VPP_CBUS_SW (18 38)

+VCC_CBUS_SW (18 38)

C40 0.1uF 20% 16V CERM 402

C37 0.1uF 20% 16V CERM 402

0.1UF ARE USED TO INCREASE ESD DISCHARGES OF UP TO 10KV

MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!

TI REFERENCE SCHEMATIC DID NOT HAVE BULK ON +VCC_CBUS_SW

C796 2.2uF 20% 16V CERM 805

C800 2.2uF 20% 16V CERM 805

R724 47 5% 1/16W MF 402 — CBUS_ADDR<16> (18)

PC CARD/CARDBUS CONNECTOR

CRITICAL

J5 QT500806-L111 M-ST-SM1

	84	81	
	2	1	CBUS_DATA<3> (18)
CBUS_DET_1_L (39 18)	4	3	CBUS_DATA<4> (18)
CBUS_DATA<11> (18)	6	5	CBUS_DATA<5> (18)
CBUS_DATA<12> (18)	8	7	CBUS_DATA<6> (18)
CBUS_DATA<13> (18)	10	9	
	12	11	CBUS_DATA<7> (18)
CBUS_DATA<14> (18)	14	13	CBUS_CE1_L (18)
CBUS_DATA<15> (18)	16	15	CBUS_ADDR<10> (18)
CBUS_CE2_L (18)	18	17	CBUS_OE_L (18)
CBUS_VS1 (18)	20	19	
	22	21	CBUS_ADDR<11> (18)
CBUS_IORD_L (18)	24	23	CBUS_ADDR<9> (18)
CBUS_IOWR_L (18)	26	25	CBUS_ADDR<8> (18)
CBUS_ADDR<17> (18)	28	27	CBUS_ADDR<13> (18)
CBUS_ADDR<18> (18)	30	29	
	32	31	CBUS_ADDR<14> (18)
CBUS_ADDR<19> (18)	34	33	CBUS_WE_L (18)
CBUS_ADDR<20> (18)	36	35	CBUS_READY (18)
CBUS_ADDR<21> (18)	38	37	+VCC_CBUS_SW (18 38)
+VCC_CBUS_SW (38 18)	40	39	
	42	41	+VPP_CBUS_SW (18 38)
+VPP_CBUS_SW (38 18)	44	43	CBUS_ADDR<16> (18)
CBUS_ADDR<22> (18)	46	45	CBUS_ADDR<15> (18)
CBUS_ADDR<23> (18)	48	47	CBUS_ADDR<12> (18)
CBUS_ADDR<24> (18)	50	49	
	52	51	CBUS_ADDR<7> (18)
CBUS_ADDR<25> (18)	54	53	CBUS_ADDR<6> (18)
CBUS_VS2 (18)	56	55	CBUS_ADDR<5> (18)
CBUS_RESET_L (18)	58	57	CBUS_ADDR<4> (18)
CBUS_WAIT_L (18)	60	59	
	62	61	CBUS_ADDR<3> (18)
CBUS_INPACK_L (18)	64	63	CBUS_ADDR<2> (18)
CBUS_REG_L (18)	66	65	CBUS_ADDR<1> (18)
CBUS_BVD2_L (18)	68	67	CBUS_ADDR<0> (18)
CBUS_BVD1_L (18)	70	69	
	72	71	CBUS_DATA<0> (18)
CBUS_DATA<8> (18)	74	73	CBUS_DATA<1> (18)
CBUS_DATA<9> (18)	76	75	CBUS_DATA<2> (18)
CBUS_DATA<10> (18)	78	77	CBUS_WP_L (18)
CBUS_DET_2_L (39 18)	80	79	
	83	82	

CARDBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D | DRAWING NUMBER 051-6653 | REV. C

SCALE NONE | SHT 18 OF 44

SIL1162 DVI-Compliant Transmitter

Ext. TMDS source termination

M11 AGP INTERFACE

SPREAD SPECTRUM SUPPORT
S0=1;S1=M => -1.5% DOWN-SPREAD

27M OSC

FOR 2.5 VDDR1
MEMVMODE0=1.8V
MEMVMODE1=GND
FOR 1.8 VDDR1
MEMVMODE0=GND
MEMVMODE1=1.8V

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0318	197S0048		G1	Alt. for Siward Part

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 19 OF 44	

Int.TMDS Termination

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN
CMF LINE SHOULD BE ROUTED AS 4MIL SURFACE
TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

GPU_TMDS_CLK_CMF
R374 49.9 1% 1/16W MF 402 — GPU_TMDS_CLK
R377 49.9 1% 1/16W MF 402 — GPU_TMDS_CLKN
C515 470pF 10% 50V CERM 402
C522 470pF 10% 50V CERM 402

GPU_TMDS_D0_CMF
R367 75 1% 1/16W MF 402 — GPU_TMDS_D0
R369 75 1% 1/16W MF 402 — GPU_TMDS_DN<0>
C511 470pF 10% 50V CERM 402
C507 470pF 10% 50V CERM 402
+1.8V_GPU
+3V_GPU
R389 10K 5% 1/16W MF 402 (INT_TMDS)
R840 10K 5% 1/16W MF 402 (EXT_TMDS) — ZV_LCDDATA20_PU

GPU_TMDS_D1_CMF
R362 75 1% 1/16W MF 402 — GPU_TMDS_DP<1>
R355 75 1% 1/16W MF 402 — GPU_TMDS_DN<1>
C487 470pF 10% 50V CERM 402
C497 470pF 10% 50V CERM 402
R378 1K 5% 1/4W MF 402

GPU_TMDS_D2_CMF
R350 75 1% 1/16W MF 402 — GPU_TMDS_DP<2>
R340 75 1% 1/16W MF 402 — GPU_TMDS_DN<2>
C479 470pF 10% 50V CERM 402
C469 470pF 10% 50V CERM 402
+3V_GPU
NO STUFF R380 10K 5% 1/16W MF 402 — HPD_PWR_SNS_EN
R765 0 5% 1/16W MF 402 — GPU_TMDS_DN<0> — ATI_TMDS_DN<0>
R767 0 5% 1/16W MF 402 — GPU_TMDS_DP<0> — ATI_TMDS_DP<0>
R760 0 5% 1/16W MF 402 — GPU_TMDS_DN<1> — ATI_TMDS_DN<1>
R762 0 5% 1/16W MF 402 — GPU_TMDS_DP<1> — ATI_TMDS_DP<1>
R764 0 5% 1/16W MF 402 — GPU_TMDS_DN<2> — ATI_TMDS_DN<2>
R766 0 5% 1/16W MF 402 — GPU_TMDS_DP<2> — ATI_TMDS_DP<2>
R761 0 5% 1/16W MF 402 — GPU_TMDS_CLKN — ATI_TMDS_CLKN
R763 0 5% 1/16W MF 402 — GPU_TMDS_CLKP — ATI_TMDS_CLKP

Place all TMDS 10 ohms close to GPU

ATI 64MB CRITICAL
U47 RAGE_MOBILITY M11-CSP64 64MB BGA (3 OF 6)

ATI_DVOD<0>	AJ5	ZV_LCDDATA0
ATI_DVOD<1>	AK5	ZV_LCDDATA1
ATI_DVOD<2>	AG6	ZV_LCDDATA2
ATI_DVOD<3>	AH6	ZV_LCDDATA3
ATI_DVOD<4>	AJ6	ZV_LCDDATA4
ATI_DVOD<5>	AK6	ZV_LCDDATA5
ATI_DVOD<6>	AG7	ZV_LCDDATA6
ATI_DVOD<7>	AH7	ZV_LCDDATA7
ATI_DVOD<8>	AJ7	ZV_LCDDATA8
ATI_DVOD<9>	AK7	ZV_LCDDATA9
ATI_DVOD<10>	AG8	ZV_LCDDATA10
ATI_DVOD<11>	AH8	ZV_LCDDATA11
NC	AJ8	ZV_LCDDATA12
NC	AK8	ZV_LCDDATA13
NC	AG9	ZV_LCDDATA14
NC	AH9	ZV_LCDDATA15
NC	AJ9	ZV_LCDDATA16
NC	AK9	ZV_LCDDATA17
NC	AG10	ZV_LCDDATA18
NC	AH10	ZV_LCDDATA19
NC	AJ10	ZV_LCDDATA20
NC	AK10	ZV_LCDDATA21
NC	AG11	ZV_LCDDATA22
NC	AH11	ZV_LCDDATA23
ATI_DVO_VSYNC	AJ4	ZV_LCDCNTL0
ATI_DVO_HSYNC	AK4	ZV_LCDCNTL1
ATI_DVOD_DE	AH5	ZV_LCDCNTL2
ATI_DVO_CLKP	AG5	ZV_LCDCNTL3
ATI_AGP_FBSKEW<0>	AJ2	GPIO0
ATI_AGP_FBSKEW<1>	AK2	GPIO1
ATI_X1CLK_SKEW<0>	AK1	GPIO2
ATI_X1CLK_SKEW<1>	AH3	GPIO3
ATI_BUS_CFG<0>	AH2	GPIO4
ATI_BUS_CFG<1>	AJ1	GPIO5
ATI_BUS_CFG<2>	AF4	GPIO6
ATI_GPIO7_SPN	AH1	GPIO7
ATI_GPIO8_PD	AG3	GPIO8
ATI_GPIO9_SPN	AF3	GPIO9
ATI_GPIO10_SPN	AG2	GPIO10
ATI_GPIO11_SPN	AF2	GPIO11
ATI_GPIO12_SPN	AG1	GPIO12
ATI_GPIO13_SPN	AF1	GPIO13
GPU_VCORE_CNTL_L	AE1	GPIO14
ATI_SSCLK_IN	M1	GPIO15
		GPIO16
ATI_TMDS_DN<0>	AJ13	TX0M
ATI_TMDS_DP<0>	AK13	TX0P
ATI_TMDS_DN<1>	AJ14	TX1M
ATI_TMDS_DP<1>	AK14	TX1P
ATI_TMDS_DN<2>	AJ15	TX2M
ATI_TMDS_DP<2>	AK15	TX2P
ATI_TMDS_CLKN	AJ12	TXCM
ATI_TMDS_CLKP	AK12	TXCP
ATI_CLK27M_IN	AJ29	XTALIN
NC	AJ30	XTALOUT
ATI_TESTEN	AH24	TESTEN
NC	AJ26	SSIN
	B24	VSS
	B20	VSS
	A24	VSS

R351 1K 1% 1/16W MF 402 — ATI_TESTEN

ROMCSB	AE5	NC
R	AK28	GPU_R
G	AK27	GPU_G
B	AK26	GPU_B
VSYNC	AG27	ATI_VSYNC
V2SYNC	AG25	NC
HSYNC	AG26	ATI_HSYNC
H2SYNC	AG24	NC
RSET	AK25	ATI_RSET
R2SET	AJ24	ATI_R2SET
Y_G	AK23	GPU_Y
C_R	AK24	GPU_C
COMP_B	AK22	GPU_COMP
DIGON	AE13	FP_PWR_EN
BLON	AF13	INV_ON_PWM
HPD1	AF11	GPU_HPD
AUXWIN	AJ27	AUXWIN_PU
DDC1DATA	AH28	GPU_DVI_DDC_DATA
DDC1CLK	AH27	GPU_DVI_DDC_CLK
DDC2DATA	AE12	LVDS_DDC_DATA
DDC2CLK	AF12	LVDS_DDC_CLK
DDC3DATA	AH26	SI_I2S_DATA
DDC3CLK	AH25	SI_I2C_CLK
TXOUT_U0N	AH18	LVDS_U0N
TXOUT_U0P	AG18	LVDS_U0P
TXOUT_U1N	AH19	LVDS_U1N
TXOUT_U1P	AG19	LVDS_U1P
TXOUT_U2N	AH20	LVDS_U2N
TXOUT_U2P	AG20	LVDS_U2P
TXOUT_U3N	AH22	LVDS_U3N_TP (NO ICT TEST)
TXOUT_U3P	AG22	LVDS_U3P_TP (NO ICT TEST)
TXCLK_UN	AH21	CLKLVDS_UN
TXCLK_UP	AG21	CLKLVDS_UP
TXOUT_L0N	AK16	LVDS_L0N
TXOUT_L0P	AJ16	LVDS_L0P
TXOUT_L1N	AK17	LVDS_L1N
TXOUT_L1P	AJ17	LVDS_L1P
TXOUT_L2N	AK18	LVDS_L2N
TXOUT_L2P	AJ18	LVDS_L2P
TXOUT_L3N	AK20	LVDS_L3N_TP (NO ICT TEST)
TXOUT_L3P	AJ20	LVDS_L3P_TP (NO ICT TEST)
TXCLK_LN	AK19	CLKLVDS_LN
TXCLK_LP	AJ19	CLKLVDS_LP
SSOUT	AJ25	NC
VSS	A20	
VSS	B21	

NO STUFF R346 75 1% 1/16W MF 402 — ATI_VSYNC
NO STUFF R342 75 1% 1/16W MF 402 — ATI_HSYNC
NO STUFF R341 75 1% 1/16W MF 402

+1.5V_AGP
CRITICAL Q23 SI3446DV TSOP — GPU_CORE_OK — +GPU_VDD15_UF
C407 1000pF 10% 50V X7R 402

L17 FERR-220-OHM 0805 — +1.5V_GPU_VDD15 (500mA)

C448 0.01uF 10% 16V CERM 402
C443 0.01uF 10% 16V CERM 402
C435 0.01uF 10% 16V CERM 402
C482 0.01uF 10% 16V CERM 402
C411 10uF 20% 6.3V CERM 805
C505 0.01uF 10% 16V CERM 402
C532 0.01uF 10% 16V CERM 402
C529 0.01uF 10% 16V CERM 402
C526 0.01uF 10% 16V CERM 402

GPU VCORE - 1.2V

(PUT ALL CAPs BELOW ATI ASIC)

C484 10uF 20% 6.3V CERM 805
C485 10uF 20% 6.3V CERM 805
C440 0.22uF 20% 6.3V CERM 402
C441 0.22uF 20% 6.3V CERM 402
C445 0.22uF 20% 6.3V CERM 402
C446 0.22uF 20% 6.3V CERM 402
C449 0.22uF 20% 6.3V CERM 402
C434 0.22uF 20% 6.3V CERM 402
C452 0.22uF 20% 6.3V CERM 402
C451 0.22uF 20% 6.3V CERM 402
C494 0.22uF 20% 6.3V CERM 402
C498 0.22uF 20% 6.3V CERM 402
C509 0.22uF 20% 6.3V CERM 402
C510 0.22uF 20% 6.3V CERM 402
C512 0.22uF 20% 6.3V CERM 402
C513 0.22uF 20% 6.3V CERM 402
C524 0.22uF 20% 6.3V CERM 402
C525 0.22uF 20% 6.3V CERM 402
C528 0.22uF 20% 6.3V CERM 402
C531 0.22uF 20% 6.3V CERM 402
C533 0.22uF 20% 6.3V CERM 402
C477 0.22uF 20% 6.3V CERM 402
C486 0.22uF 20% 6.3V CERM 402
C495 0.22uF 20% 6.3V CERM 402

R332 715 1% 1/16W MF 402
R333 499 1% 1/16W MF 402
R359 75 1% 1/16W MF 402
R356 75 1% 1/16W MF 402
R360 75 1% 1/16W MF 402
R779 10K 5% 1/16W MF 402 — +3V_GPU
R366 10K 5% 1/16W MF 402
R368 10K 5% 1/16W MF 402

M10 Power Shut down Sequencing

+2.5V_SLEEP
R384 10K 5% 1/16W MF 402
R387 10K 5% 1/16W MF 402
NO STUFF R386 10K 5% 1/16W MF 402
NO STUFF R382 10K 5% 1/16W MF 402
NO STUFF R383 10K 5% 1/16W MF 402
NO STUFF R385 10K 5% 1/16W MF 402
NO STUFF R381 10K 5% 1/16W MF 402

XW11 SM — DP5 BAS16TW SOT-363 — +2.5V_SLEEP_NECK — XW9 SM — +1.8V_ATI_PVDD
XW12 SM — DP5 BAS16TW SOT-363 — +1.5V_AGP_NECK — XW4 SM — +1.5V_AGP — GPU_VCORE
XW5 SM — DP5 BAS16TW SOT-363 — +GPU_VDD15_UF1 — +GPU_VDD15_NECK — +1.8V_PVDD_NECK

(GPIO0)	ATI_AGP_FBSKEW<0>	
(GPIO1)	ATI_AGP_FBSKEW<1>	
(GPIO2)	ATI_X1CLK_SKEW<0>	
(GPIO3)	ATI_X1CLK_SKEW<1>	
(GPIO4)	ATI_BUS_CFG<0>	
(GPIO5)	ATI_BUS_CFG<1>	
(GPIO6)	ATI_BUS_CFG<2>	

NO STUFF R393 10K 5% 1/16W MF 402
NO STUFF R396 10K 5% 1/16W MF 402
NO STUFF R395 10K 5% 1/16W MF 402
NO STUFF R391 10K 5% 1/16W MF 402
NO STUFF R392 10K 5% 1/16W MF 402
NO STUFF R394 10K 5% 1/16W MF 402
NO STUFF R390 10K 5% 1/16W MF 402

GPU VCORE SUPPLY

WHEN VCORE_CNTL HIGH => 1.2V
1.2V = 0.8V * (1 + R329 / (R328//R330))
WHEN VCORE_CNTL LOW => 1.0V
1.0V = 0.8V * (1 + R329 / R330)

+PBUS
R327 1M 5% 1/16W MF 402
R331 1K 1% 1/16W MF 603
R326 576K 1% 1/16W MF 402
C706 4.7uF 20% 6.3V CERM 1206
C708 4.7uF 20% 6.3V CERM 1206

CRITICAL Q48 SI7860DP SO-8-PWRPK — 1778_VCC
CRITICAL Q49 IRF7832 SO-8

R343 0 5% 1/16W MF 402
NO STUFF R352 63.4K 1% 1/16W MF 402
C466 4.7uF 20% 6.3V CERM 1206 — 1778_GND
+5V_MAIN
C431 0.1uF 20% 25V CERM 603 — 1778_VIN
D12 1N914 SOT23
R358 2.2 5% 1/16W MF 603 — 1778_BST_RC
C481 0.1uF 20% 25V CERM 603

R357 100K 5% 1/16W MF 402 — 1778_SHDN_L
U32 LTC1778 SSOP — EXT_INT_VIN, VCC, VCC2, RUN/SS, ITH, VRNG, FCB, PGOOD, SGND, PGND, BOOST, TG, SW, BG, VFB, ION
R339 20K 1% 1/16W MF 402 — 1778_ITH_RC
C465 220pF 5% 50V CERM 402
C455 470pF 10% 50V CERM 402
NO STUFF R344 0 5% 1/16W MF 402
NO STUFF R353 0 5% 1/16W MF 402
C480 0.1uF 10% 16V CERM 402
NO STUFF C838 0.001uF 10% 50V CERM 402
OMIT XW6 SM

CRITICAL L64 2.1uH-11A SM — GPU_VCORE_SW
D29 MBRS130LT3 SM
C704 22uF 20% 6.3V CERM 1210
CRITICAL C705 330uF 20% 6.3V TANT CASE-D4
CRITICAL C707 330uF 20% 6.3V TANT CASE-D4
CRITICAL C711 330uF 20% 6.3V TANT CASE-D4

R329 4.99K 1% 1/16W MF 402 — 1778_VFB
R328 18.2K 1% 1/16W MF 402
R330 20K 1% 1/16W MF 402
R361 1.82K 1% 1/16W MF 402
R786 100K 5% 1/16W MF 402
C846 0.1uF 20% 25V CERM 402
R549 10K 5% 1/16W MF 402 — GPU_VCORE_CNTL1
NO STUFF C712 0.1uF 20% 25V CERM 402
Q25 2N7002DW SOT-363 — GPU_VCORE_CNTL_RC — GPU_VCORE_CNTL
Q25 2N7002DW SOT-363

R558 10K 5% 1/16W MF 402 — GPU_VCORE_PWR_SEQ
R555 33K 5% 1/16W MF 402 — GPU_VCORE_SEQ_L
Q51 2N3904 SM — GPU_VCORE_SEQ
Q52 2N3904 SM
R559 100K 5% 1/16W MF 402 — +1.5V_AGP
R556 100K 5% 1/16W MF 402 — +5V_MAIN
DP7 BAS16TW SOT-363 — SLEEP_L_LS5
DP7 BAS16TW SOT-363 — DCDC_EN

M11 CORE PWR/LVDS/TMDS
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.
SIZE D | DRAWING NUMBER 051-6653 | REV. C
SCALE NONE | SHT 20 OF 44

GPU PLL - 1.8V

AGP 4X I/O - 1.5V

MEMORY CORE - 2.5V

LVDS PLL - 1.8V

MEMORY PLL - 1.8V

LVDS - 2.5V

LVDS/TMDS - 1.8V

MEMORY I/O

1.8V DVO POWER (EXT.TMDS)

3.3V IO SUPPLY

(Max Current varies, depends on usage)

1.5V

1.8V

2.5V

1.8V

3.3V

GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

ATI_64MB
CRITICAL
U47
RAGE_MOBILITY
M11-CSP64
64MB
BGA
(4 OF 6)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0158	1	IC,ATI,M11-CSP128,GRAPHICTLR,667BGA	U47	CRITICAL	ATI_128MB

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
338S0183	338S0154	ATI_64MB	U47	ATI M11 64MB A16
338S0182	338S0158	ATI_128MB	U47	ATI M11 128MB A16

M11 POWER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 21 OF 44	

EXTERNAL VIDEO (DVI) INTERFACE

VGA SYNC BUFFERS

+3V_MAIN

U40 74AHC1G32 SM

U39 74AHC1G32 SM

L38 OMIT FERR-60-OHM-0.1A 0402

L36 OMIT FERR-60-OHM-0.1A 0402

20 ATI_VSYNC → ATI_VSYNC_BUF → VGA_VSYNC 22 39

20 ATI_HSYNC → ATI_HSYNC_BUF → VGA_HSYNC 22 39

PLACE L1002 & L1003 CLOSE TO DVI CONNECTOR

TMDS FILTERING
PLACE CLOSE TO CONNECTOR

L45 CRITICAL 90-OHM-300mA 2012H SYM_VER-1

L46 CRITICAL 90-OHM-300mA 2012H SYM_VER-1

L47 CRITICAL 90-OHM-300mA 2012H SYM_VER-1

TMDS_DN<0> 37 39 19 → TMDS_CONN_DN<0>

TMDS_DP<0> → TMDS_CONN_DP<0>

TMDS_DN<2> → TMDS_CONN_DN<2>

TMDS_DP<2> → TMDS_CONN_DP<2> 19 37 39

TMDS_DN<1> → TMDS_CONN_DN<1>

TMDS_DP<1> → TMDS_CONN_DP<1>

L37 370-OHM SYM_VER-1

TMDS_CLKP 37 19 → TMDS_CONN_CLKP 22 36 39

TMDS_CLKN 37 19 → TMDS_CONN_CLKN 22 36 39

ANALOG FILTERING
PLACE CLOSE TO CONNECTOR

L50 0.068uH SM

L49 0.068uH SM

L44 0.068uH SM

L43 0.068uH SM

L41 0.068uH SM

L40 0.068uH SM

GPU_B 20 → GPU_B_FILTR → VGA_B 22 39

GPU_G 20 → GPU_G_FILTR → VGA_G 22 39

GPU_R 20 → GPU_R_FILTR → VGA_R 22 39

C642 4.7pF 5% 50V CERM 402

C641 3.3pF 0.25% 50V CERM 402

C635 4.7pF 5% 50V CERM 402

C634 3.3pF 0.25% 50V CERM 402

C632 4.7pF 5% 50V CERM 402

C631 3.3pF 0.25% 50V CERM 402

R462 75 1% 1/16W MF 402

R458 75 1% 1/16W MF 402

R456 75 1% 1/16W MF 402

DVI DDC CURRENT LIMIT
(55mA requirement per DVI spec)

+5V_SLEEP

F2 CRITICAL 0.5AMP-13.2V SM

L42 400-OHM-EMI SM-1

+5V_DDC_SLEEP 22 38 39 → +5V_DDC_SLEEP_UF 38

Isolation required for DVI power switch

D19 SM MBR0530 DDC_CLK_ISO

R476 4.7k 5% 1/16W MF 402

R478 4.7k 5% 1/16W MF 402

R479 100 5% 1/16W MF 402

R477 100 5% 1/16W MF 402

R469 100 5% 1/16W MF 402

C654 100pF 5% 25V CERM 201

C655 100pF 5% 25V CERM 201

C667 0.01uF 10% 50V CERM 603

C653 100pF 5% 25V CERM 201

PLACE NEAR C5A & C5B

R464 0 5% 1/16W MF 402

R463 0 5% 1/16W MF 402

PLACE NEAR 3, 11 & 19

CHGND1 CHGND2

J22 CRITICAL QH1112 F-RT-TH

CHGND1

TMDS_CONN_DN<0> 1
TMDS_CONN_DP<0> 18
TMDS_CONN_DN<2> 9
TMDS_CONN_DP<2> 2
TMDS_CONN_DN<1> 38
TMDS_CONN_DP<1> 10
NC 19
NC 20
NC 21
NC 22
(+5V_DDC_SLEEP) 14
DVI_DDC_CLK_UF 3
DVI_DDC_DATA_UF 11
VGA_VSYNC 4
DVI_HPD_UF 12
VGA_R 5
VGA_G 13
VGA_B 6
TMDS_CONN_CLKP 23
TMDS_CONN_CLKN 7
15
24
8
16
C3
C5B
C5A
C4
C2
34
32
35
33
31
36
17

(TMDS_DN<5>) (TMDS_DN<4>) (TMDS_DN<3>) (TMDS_DP<5>) (TMDS_DP<4>) (TMDS_DP<3>)

3V LEVEL SHIFTERS

+3V_SLEEP

Q39 2N7002DW SOT-363

Q39 2N7002DW SOT-363

Q40 2N7002DW SOT-363

DVI_DDC_CLK → GPU_DVI_DDC_CLK 20

DVI_DDC_DATA → GPU_DVI_DDC_DATA 20

DVI_HPD → GPU_HPD 20

R480 10K 5% 1/16W MF 402

R474 10k 5% 1/16W MF 402

R481 100K 5% 1/16W MF 402

NOTE: Pulldown for DVI_HPD provided by DVI power switch interface

DVI POWER SWITCH

Power key detect path when system is shutdown or asleep.. DDC_CLK is isolated from NV17M DURING SHUTDOWN. WHEN power key on remote device is pressed, 5V_will be driven into DDC_CLK. Since P06 fall will be low, TP0610 will turn on, driving SOFT_PWR_ON_L low. As host rails rise, TP0610 will turn off. Now remote device path is DDC_CLK isolation will be disabled as well.

Q35 TP0610 SM

DVI_DDC_CLK_UF 39 22 → DVI_TURN_ON2

+5V_DDC_SLEEP 39 38 22

R473 680 5% 1/16W MF 402

DVI_TURN_ON_ILIM 1

R459 330 5% 1/16W MF 402

Pulldown prevents 3904 from turning on when DVI monitor has active, self-powered DDC clock pullup.

DVI_TURN_ON_BASE

R460 10K 5% 1/16W MF 402

Q35 MMDT3904 SOT-363

SOFT_PWR_ON_L 23 29 33 39

Power key detect path when system is running, HPD normally driven to 3.3V. When power key on remote device pressed,1/16W HPD will be driven to 5V! NV17M COMPARATOR ENABLED BY NV17M GPIO.

+3V_SLEEP

R485 68.1K 1% 1/16W MF 402

C668 0.1uF 10% 16V CERM 402

HPD_4V_REF

U42 LMC7211 SM

DVI_HPD_UF 39 22 → DVI_HPD_DIV

R472 10K 1% 1/16W MF 402

R482 10K 1% 1/16W MF 402

R484 100K 1% 1/16W MF 402

HPD_REF_EN_L

HPD_PWR_SW_BASE

R475 10K 5% 1/16W MF 402

Q35 MMDT3904 SOT-363

HPD_PWR_SW

R470 330 5% 1/16W MF 402

Q40 2N7002DW SOT-363

HPD_PWR_SNS_EN 20

R483 470K 5% 1/16W MF 402

S-VIDEO/COMP OUT INTERFACE

Place GND shorts at graphics controller

XW15 SM

GPU_TV_GND1 38 → TV_GND1 38 39

L54 FERR-10-OHM-500MA SM

L53 3.3uH 0603

L57 3.3uH 0603

L55 3.3uH 0603

GPU_Y 20

GPU_C 20

GPU_COMP 20

C657 0.01uF 10% 50V CERM 603

C663 560pF 10% 50V CERM 402

C656 560pF 10% 50V CERM 402

C661 560pF 10% 50V CERM 402

C660 560pF 10% 50V CERM 402

C664 560pF 10% 50V CERM 402

C658 560pF 10% 50V CERM 402

C659 0.01uF 10% 50V CERM 603

CRITICAL J21 MINIDIN RT-TH MH11773-WMR8A

TV_C 39

TV_Y 39

TV_COMP 39

CHGND1

XW14 SM

GPU_TV_GND2 38 → TV_GND2 38 39

L56 FERR-10-OHM-500MA SM

Place GND shorts at graphics controller

LCD INTERFACE
LVDS INTERFACE

LCD POWER SWITCH

+3V_MAIN

R347 100K 5% 1/16W MF 402

C474 2200pF 5% 50V CERM 603

R354 100K 5% 1/16W MF 402

LCD_PWREN_L

LCD_DIGON_L

Q28 2N7002 SM

FP_PWR_EN 22 20

TSOP SI3443DV Q29

+3V_LCD_SW 38

L27 FERR-250-OHM SM

+3V_LCD 39 38 (LVDS DDC POWER)

C503 0.001uF 10% 50V CERM 402

+3V_SLEEP

R543 100K 5% 1/16W MF 402

R544 100K 5% 1/16W MF 402

C701 0.001uF 10% 50V CERM 402

LVDS_DDC_CLK 22 39

LVDS_DDC_DATA 20 22 39

100K pull-ups are for no-panel case (development) Panel has 2K pull-ups

NO STUFF C702 0.001uF 10% 50V CERM 402

C548 0.001uF 10% 50V CERM 402

CHGND4

J14 CRITICAL G-501973 F-RT-SM

LVDS_DDC_CLK 22 39
LVDS_DDC_DATA 22 39
LVDS_L0N 37 39
LVDS_L0P 37 39
LVDS_L1N 37 39
LVDS_L1P 37 39
LVDS_L2N 39 37 20
LVDS_L2P 39 37 20
CLKLVDS_LN 39 37 20
CLKLVDS_LP 39 37 20
LVDS_U0N 37 20
LVDS_U0P 37 20
LVDS_U1N 37 20
LVDS_U1P 37 20
LVDS_U2N 37 20
LVDS_U2P 37 20
CLKLVDS_UN 37 20
CLKLVDS_UP 37 20
NC

C549 0.001uF 10% 50V CERM 402

R753 0 5% 1/16W MF 402

C819 0.01uF 10% 50V CERM 603

CHGND3

INVERTER INTERFACE

+PBUS

L73 FERR-1K-OHM-EMI SM

+14V_INV 38

+5V_MAIN

Q76 FDG6324L SC70-6

+5V_INV_UF_SW 38

L74 400-OHM-EMI SM-1

R750 100K 5% 1/16W MF 402

FP_PWR_EN

C812 0.001uF 10% 50V CERM 402

C813 10uF 20% 6.3V CERM 805

CRITICAL J4 SM-2MT

+5V_INV_SW 39 38

Q76 FDG6324L SC70-6

FP_PWR_EN 22 20

L72 400-OHM-EMI SM-1

BRIGHT_PWM 39

C815 0.001uF 10% 50V CERM 402

+3V_MAIN

C816 0.001uF 10% 50V CERM 402

C22 0.1uF 10% 16V CERM 402

C19 0.001uF 10% 50V CERM 402

INV_GND

L1 FERR-250-OHM SM

INV_ON_PWM 20

NC7S32 SC70 U2

BRIGHT_PWM_UF

INVERTER EXPECTS ACTIVE HIGH SIGNAL

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S1331	2	DISCRETE,RES,33OHM,0402	L36,L38		VGA_BUFFER_RES

VIDEO CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D | DRAWING NUMBER 051-6653 | REV. C

SCALE NONE | SHT 22 44

LMU/RIGHT SENSOR CONNECTOR





LEFT LIGHT SENSOR CONNECTOR



DEBUG HELPERS



SLEEP LED



TOP CONTACT ZIF KEYBOARD CONN

CONN,TOP CONTACT ZIF,0.8MM PITCH,30P,SM
Apple Part #: 518S0079
SMK Part #: CFP0630-0301



TRACKPAD/PWR BTN CONN





KEYBOARD PULLUPS

KEYBOARD/TPAD/SLEEP LED

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 23 OF 44	

WIRELESS INTERFACE

HARD DRIVE INTERFACE (UATA100)

EIDE SERIES TERMINATION

PLACE TERMINATORS NEAR INTREPID



OPTICAL DRIVE INTERFACE (EIDE)



PLACE SERIES R CLOSE TO INTERPID



PLACE PULLUP RESISTORS CLOSE TO INTREPID



IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V



ANY SEQUENCING REQUIREMENT BETWEEN +5V_HD_SLEEP AND +3V_SLEEP

INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 24 OF 44	

LEFT I/O & AUDIO BOARD (LIO)





PREVENTS POWER-ON POP AND GENERATES ACTIVE HIGH SPKR MUTE



PREVENTS POWER-ON POP AND PROPAGATES ACTIVE LOW HP MUTE

USB MODEM/SOFT MODEM



USB MODEM I2C ADDR ASSIGNED VIA FLEX CABLE



SERIAL DEBUG INTERFACE



FAN INTERFACE

FAN CONTROLLER



CPU FAN



GPU FAN





PLACE CLOSE TO CPU
MAIN1



KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER



PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY
MAIN2





PLACE UNDERNEATH UPPER RAM
ALTERNATE1



KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER





PLACE CLOSE TO BATTERY CHARGER/VCORE
ALTERNATE2



FAN/MODEM/SOUND/BACKUP BATT.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 25 OF 44	

Ethernet routing priority:
1. Decoupling caps
2. TX SERIES TERMINATION - LOCATE NEAR LINK
3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

+3V_MAIN

C680 10uF 20% 6.3V CERM 805

NO STUFF R513 0 5% 1/16W MF 402

3405_MODE

R507 0 5% 1/16W MF 402

U45 LTC3405 SOT23-6 CRITICAL
VIN, RUN, MODE, SW, VFB, GND

LTC3405_SW

CRITICAL L60 3.3uH SM1

R506 665K 1% 1/16W MF 402 R2A

C675 22pF 5% 50V CERM 402

R504 49.9K 1% 1/16W MF 402 R2B

3405_VFB

R503 182K 1% 1/16W MF 402 R1

C674 10uF 20% 6.3V CERM 805

+1_0V_MARVELL

VOUT = 0.8V*(1+R2EQV/R1)
R2EQV = R2A||R2B

PLACE ALL SERIES RES CLOSE TO PHY

R423 0 5% 1/16W MF 402 — CLKENET_LINK_TX — CLKENET_PHY_TX

R421 0 5% 1/16W MF 402 — CLKENET_LINK_RX — CLKENET_PHY_RX

R445 0 5% 1/16W MF 402 — CLKENET_LINK_GBE_REF — CLKENET_PHY_GBE_REF

NO STUFF C851 10pF 5% 50V CERM 402 / C852 10pF 5% 50V CERM 402

Keep C851 & C852 Stubs short

CRITICAL U43 88E1111 BCC

TX_CLK, RX_CLK, 125CLK, TXD0–TXD7, TX_EN, TX_ER, GTX_CLK, RXD0–RXD7, RX_DV, RX_ER, CRS, COL, MDC, MDIO, INT-/INT+, RESET, COMA, S_IN+, S_IN-, S_OUT+, S_OUT-, S_CLK+, S_CLK-, HSDAC+, HSDAC-, XTAL1, XTAL2, VSSC

CTRL10, NC, DVDD, VDDO, VDDOH, VDDOX, AVDD, GND

C594 C601 C608 C619 C603 C599 0.1uF 0.01uF 0.1uF 0.01uF 0.1uF 0.01uF 20% 10V CERM 402

PLACE CAPS (IN ORDER) ON PINS 1, 6, 10/15, 57/62, 67/71, 85

C597 C612 C623 C600 C598 C595 0.1uF 0.01uF 0.1uF 0.01uF 0.1uF 10uF 20% 10V CERM 402 / 6.3V CERM 805

+2_5V_MARVELL

PLACE CAPS (IN ORDER) ON PINS 5, 21/26, 48/52, 66/72, 88, 96

L35 FERR-EMI-600-OHM SM

+2_5V_MARVELL_AVDD

C614 C616 C618 C602 0.1uF 0.01uF 0.1uF 0.01uF 20% 10V CERM 402 / C592 10uF 20% 6.3V CERM 805

PLACE CAPS (IN ORDER) ON PINS 32/35, 36/40, 45 & 78

+2_5V_MAIN

R442 0 5% 1/16W MF 603

C646 C648 C645 C647 0.1uF 0.1uF 0.1uF 0.1uF 20% 10V CERM 402

PLACE CAPS AT CONNECTOR PINS 5 & 6

CRITICAL J23 MJ-R0016 F-RT-TH

PRIMARY: 13, 11, 5 ENET_CTAP, 6 ENET_CTAP, 1 MDI_0+, 2 MDI_0-, 3 MDI_1+, 4 MDI_1-, 7 MDI_2+, 8 MDI_2-, 9 MDI_3+, 10 MDI_3-, 12, 14

1CT:1CT, 75 OHM

SECONDARY: J1 J2 J3 J4 J5 J6 J7 J8

RJ45 CABLE SIDE

RJ45 CHIP SIDE

CHGND1

SHIELD 1000PF, 2000V

MDI_P<0>, MDI_M<0>, MDI_P<1>, MDI_M<1>, MDI_P<2>, MDI_M<2>, MDI_P<3>, MDI_M<3>

R433 R435 R437 R439 49.9 1% 1/16W MF 402

R434 R436 R438 R440 49.9 1% 1/16W MF 402 — MDI0_PD, MDI1_PD, MDI2_PD, MDI3_PD

C622 C613 C615 C617 0.01uF 20% 10V CERM 402

PLACE RESISTORS CLOSE TO PHY

LED_LINK10, LED_LINK100, LED_LINK1000, LED_DUPLEX, LED_RX, LED_TX

SEE CONFIG TABLES (BELOW)

CONFIG0 (000), CONFIG1 (000), CONFIG2 (111), CONFIG3 (110), CONFIG4 (111), CONFIG5 (101), CONFIG6 (000)

TDI, TDO, TCK, TMS, TRST — JTAG_ASIC_TDO_TP, JTAG_ASIC_TCK, JTAG_ASIC_TMS, JTAG_ASIC_TRST_L

RSET — ENET_RSET

SEL_OSC, SEL_2.5V

ENET_RST_L, ENET_COMA, ENET_ENERGY_DET, ENET_HSDACP, ENET_HSDACM, ENET_VSSC

R431 10K 5% 1/16W MF 402 — +2_5V_MARVELL

R430 10K 5% 1/16W MF 402

R432 1.5K 5% 1/16W MF 402

R422 1K 5% 1/16W MF 402 — INT_ENET_RST_L1

D15 1N914 SOT23 — IO_RESET_L

Q32 2N7002DW SOT-363 — AC_IN

Q32 2N7002DW SOT-363 — SLEEP_L_LS5

C611 2.2uF 20% 10V CERM 805

PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)

NO STUFF R425 20K 5% 1/16W MF 402

PUT CRYSTAL CIRCUIT CLOSE TO PHY

R441 0 5% 1/16W MF 402

CRITICAL Y5 SM-3 25.0000M — CLK25M_XTAL_IN

C604 C624 27pF 5% 50V CERM 402

Y6 LOAD CAPACITANCE IS 16PF

NO STUFF R424 49.9 1% 1/16W MF 402 / NO STUFF R429 49.9 1% 1/16W MF 402

R428 10K 5% 1/16W MF 402

R427 4.99K 1% 1/16W MF 402

CLK25M_ENET_XIN, CLK25M_ENET_XOUT

CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS			
PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D | DRAWING NUMBER 051-6653 | REV. C

SCALE NONE | SHT 26 OF 44



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0011	197S0052		G2	Alt. for Siward Part

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

FIREWIRE PHY

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 27	44

PORT POWER SWITCH



ENABLES PORT POWER WHEN
MACHINE IS RUNNING OR WHEN ASLEEP ON AC

PORT 0
1394a/b
(BILINGUAL)
514S0058

AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO A BETA-ONLY DEVICE THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)

BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING AND CONNECTION DETECTION CURRENTS PER 1394B V1.33



CLEAR OUT ALL PLANES UNDER TRANSFORMERS

PORT 1
1394a ONLY
514-0057

FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 28 OF 44	


+3V_PMU
R595 470K CHARGE_LED_L
R583 10K PMU_POWER_UP_L
R582 10K SOFT_PWR_ON_L
R560 100K MAIN_RESET_L
RP39 100K IO_RESET_L
RP39 100K SLEEP
RP39 100K INT_RESET_L
RP39 100K INT_SUSPEND_REQ_L
R587 1K PMU_BYTE
R586 10K PMU_CNVSS
R602 4.7
+3V_PMU_AVCC
C255 10uF
C729 0.1uF
C724 0.1uF
C731 0.1uF
VCC
AVCC
VSS
AVSS
U29
M16C62
FLAS
OMIT
CPU_VCORE_HI_OC/PMU_AP should have a pulldown for coming out of reset. MLB will have a pull-up to +3V_MAIN or +3V_SLEEP, which will act as our pulldown since both are off during PMU reset.
(PMU_AP)
P00_D0 P01_D1 P02_D2 P03_D3 P04_D4 P05_D5 P06_D6 P07_D7
P10_D8 P11_D9 P12_D10 P13_D11 P14_D12 P15_D13_INT3 P16_D14_INT4 P17_D15_INT5
P20_A0_D0 P21_A1_D1_D0 P22_A2_D2_D1 P23_A3_D3_D2 P24_A4_D4_D3 P25_A5_D5_D4 P26_A6_D6_D5 P27_A7_D7_D6
P30_A8_D7 P31_A9 P32_A10 P33_A11 P34_A12 P35_A13 P36_A14 P37_A15
P40_A16 P41_A17 P42_A18 P43_A19 P44_CS0 P45_CS1 P46_CS2 P47_CS3
BYTE XOUT XIN RESET VREF CNVSS
P50_WRL_WR P51_WRH_BHE P52_RD P53_BCLK P54_HLDA P55_HOLD P56_ALE P57_RDY_CLKOUT
P60_CTS0_RTS0 P61_CLK0 P62_RXD0 P63_TXD0 P64_CTS1_RTS1_CTS0_CLKS1 P65_CLK1 P66_RXD1 P67_TXD1
P70_TXD2_SDA_TA0OUT P71_RXD2_SCL_TA0IN_TB5IN P72_CLK2_TA1OUT_V P73_CTS2_RTS2_TA1IN_V P74_TA2OUT_W P75_TA2IN_W P76_TA3OUT P77_TA3IN
P80_TA4OUT_U P81_TA4IN_U P82_INT0 P83_INT1 P84_INT2 P85_NMI P86_XCOUT P87_XCIN
P90_TB0IN_CLK3 P91_TB1IN_SIN3 P92_TB2IN_SOUT3 P93_DA0_TB3IN P94_DA1_TB4IN P95_ANEX0_CLK4 P96_ANEX1_SOUT4 P97_ADTRG_SIN4
P100_AN0 P101_AN1 P102_AN2 P103_AN3 P104_AN4_KI0 P105_AN5_KI1 P106_AN6_KI2 P107_AN7_KI3
R597 2.2K NUMLOCK_LED_L
R596 2.2K CAPSLOCK_LED_L
PMU_NUMLOCK_LED_L
PMU_CAPSLOCK_LED_L
CHARGE_LED_L
PMU_POWER_UP_L
SOFT_PWR_ON_L
COMM_RING_DET_L
INT_WATCHDOG_L
KBD_X<0> KBD_X<1> KBD_X<2> KBD_X<3> KBD_X<4> KBD_X<5> KBD_X<6> KBD_X<7>
KBD_Y<0> KBD_Y<1> KBD_Y<2> KBD_Y<3> KBD_Y<4> KBD_Y<5> KBD_Y<6> KBD_Y<7>
KBD_X<8> KBD_X<9> IO_RESET_L KBD_COMMAND_L KBD_CONTROL_L KBD_SHIFT_L KBD_OPTION_L KBD_FUNCTION_L
PMU_INT_L KBD_ID CPU_PLL_STOP_OC SLEEP INT_SUSPEND_ACK_L INT_SUSPEND_REQ_L +3V_PMU_AVCC PMU_CNVSS PMU_BYTE
PMU_INT_ACK_L
CPU_VCORE_HI_OC
INT_RESET_L
MAIN_RESET_L
PMU_INT_NMI
PMU_EPM
INT_PU_RESET_L
PMU_CPU_HRESET_L
PMU_ACK_L
PMU_CLK
PMU_FROM_INT
PMU_TO_INT
PMU_REQ_L
PMU_LID_CLOSED_L
PMU_RESET_BUTTON_L
PMU_NMI_BUTTON_L
TPAD_RXD
TPAD_TXD
SYSTEM_CLK_EN
CPU_CLK_EN
PMU_CHARGE_V
PMU_CHRG_BATT_0
NC (CHARGE_I)
PMU_SLEEP_LED_L
CPU_SMI_L
POWER_VALID
PMU_PME_L
PMU_INT_PROC_SLEEP_REQ_L
PMU_POWERUP_OK
PMU_OOPS
THERM_L_OC
PMU_AC_IN
PMU_AC_DET
PMU_I2C_CLK
PMU_I2C_DATA
PMU_SMB_CLK
PMU_SMB_DATA
PMU_BATT0_DET_L
PMU_BATT1_DET_L_PU
PMU_BATT_DET_L
AC_IN
CLK32K_PMU_XOUT
CLK32K_PMU_XIN
Keep crystal subcircuit close to PMU.
R588 1K
R600 1K
NO STUFF R248 10M
R249 0
CRITICAL Y3 32.768K SM-2
CLK32K_PMU_XOUT_UF
C339 12pF
C340 12pF
Y3'S LOAD CAPACITANCE IS 12.5PF
RP41 10K PMU_EPM
RP41 10K PMU_RESET_BUTTON_L
R261 100K PMU_POWERUP_OK
R591 470K PMU_BATT1_DET_L_PU
R589 470K PMU_BATT_DET_L
RP41 10K PMU_NMI_BUTTON_L
RP41 10K PMU_NMI_L
R584 2.15K PMU_SMB_DATA
R585 2.15K PMU_SMB_CLK
R599 10K PMU_I2C_CLK
R598 10K PMU_I2C_DATA
+3V_SLEEP
R563 10K TPAD_RXD
R564 10K TPAD_TXD
+5V_SLEEP
R576 100K POWER_VALID
R575 10K PMU_PME_L
R562 100K PMU_LID_CLOSED_L
+3V_MAIN
R594 10K PMU_OOPS
R561 100K INT_PU_RESET_L
UNDERVOLTAGE RESET CIRCUIT
R267 1K
+3V_PMU_RESET
C370 0.1uF
U26 MAX6804 SOT143
VCC MR* RSET* GND
PMU_KB_RESET_L
R580 NO STUFF 10M
R581 0
CRITICAL Y4 10.0000M 8X4.5MM-SM
CLK10M_PMU_XOUT_UF
CLK10M_PMU_XOUT
CLK10M_PMU_XIN
C406 12pF
C728 12pF
Keep crystal subcircuit close to PMU.
Y5'S LOAD CAPACITANCE IS 12PF
PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS:
197S0604 | 197S0041 | | Y4 | Alt. for Siward Part
PMU KEYBOARD RESET CIRCUIT
NC7S32 SC70 U20
SOFT_PWR_ON_L
KBD_CONTROL_L
PMU_KB_RESET_IN1
C277 0.1uF
NC7S32 SC70 U25
PMU_KB_RESET_L
NC7S32 SC70 U24
KBD_SHIFT_L
KBD_OPTION_L
PMU_KB_RESET_IN2
KEEP CAP CLOSE TO ALL 3 OR GATES
ADAPTER IDs
ADAPTER | ID RANGE | PIN VOLTAGE
Q11 (65W) | 1.65-2.31V | 2.007-2.066V
A29 (45W) | 2.31-2.97V | 2.558-2.661V
AIRLINE | 0.33-0.99V | 0.589-0.663V
A29 ADAPTER DETECTION
+4.85V_RAW
R592 100K
ADAPTER_DET
R593 100K
PMU_AC_DET
R590 402K
R348 52.3K
C467 0.1uF
R364 100K
A29_DETECT
U33 LMC7211 SM
A29_DET_L
A29_DET_REF
R345 4.7M
R349 127K
Q30 2N7002 SM
PMU
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART
APPLE COMPUTER INC.
SIZE D
DRAWING NUMBER 051-6653
REV. C
SCALE NONE
SHT 29 OF 44

DC POWER INPUT

(POWER JACK, ETC. ON SEPARATE BOARD)

CRITICAL
J27
87438-0433
M-RT-SM

+ADAPTER

C35 0.1uF 10% 10V X7R 603-1

R51 20K 1% 1/16W MF 402

GREATER THAN 13.1V DETECT

R40 97.6K 1% 1/16W MF 402
R16 100K 1% 1/16W MF 402
R42 10K 1% 1/16W MF 402
R30 57.6K 1% 1/16W MF 402
R41 1M 5% 1/16W MF 402
R22 470K 5% 1/16W MF 402
R15 10K 5% 1/16W MF 402
C801 0.01uF 20% 16V CERM 402

U1 LMC7211 SM

1V20_REF
AC_DIV
AC_IN
AC_IN_L

Q1 2N7002DW SOT-363

DC INRUSH LIMITER

Q68 SI4435DY SOI
Q69 SI4435DY SOI

R21 330K 1% 1/16W MF 402
C11 0.1uF 10% 50V CERM 805
R29 470K 5% 1/16W MF 402
AC_ENABLE_GATE
AC_ENABLE_L

BACKFEED PROTECTION

+ADAPTER_SW
+ADAPTER_SENSE
BKFD_PROT_GATE
BKFD_PROT_EN_L

R732 47K 5% 1/16W MF 402
R734 68K 5% 1/16W MF 402
C803 0.1uF 10% 16V CERM 402
R77 2.21K 0.1% 1/16W MF 603
C36 0.01uF 20% 50V CERM 603

Q9 2N7002DW SOT-363

PLACE U24 NEXT TO R382

U3 MAX4172 TSSOP
RS+ RS- PG OUT GND NC1 NC2
MAX4172_OUT

+PBUS CURRENT LIMIT

R728 1K 1% 1/16W MF 402
C798 0.1uF 20% 16V CERM 402
IAC_RC_COMP
+3V_PMU
C794 0.1uF 20% 16V CERM 402
R745 42.2K 0.1% 1/16W PF 603
IAC_FB
U55 MC33111 SOT23-5
PLACE R383 CLOSE TO LTC1625
ROUTE LTC1625_ITH CAREFULLY
LTC1625_ITH
R727 10K 1% 1/16W MF 402
DP1 BAS16TW SOT-363
R119 150 1% 1/16W MF 402
1625_COMP
ADAPTER_I_REG
Place close to RS-
C826 0.01uF 20% 50V CERM 603
CURRENT_THRESHOLD
R736 42.2K 0.1% 1/16W PF 603
R738 82.5K 0.1% 1/16W PF 603
R742 51.1K 0.1% 1/16W PF 603
A29_CURRENT_ADJ
OVER_18V_ADJ
Q2 2N7002DW SOT-363
R744 100K 5% 1/16W MF 402
AC_GTR_18V
Q74 2N7002DW SOT-363
A29_DETECT
1772_ACOK_L
Q74 2N7002DW SOT-363
C809 1uF 20% 25V CERM 603

BATTERY SWITCH-OVER CIRCUIT

+24V_PBUS
F5 5AMP-125V SM-2
+BATT_24V_FUSE
CRITICAL
Q6 SI4435DY SOI
R716 47K 5% 1/16W MF 402
BATT_24V_GATE
R717 10K 5% 1/16W MF 402
BATT_24PBUS_EN
DP1 BAS16TW SOT-363
AC_IN_L
R102 158K 1% 1/16W MF 402
AC_IN_L_RC
C118 10uF 20% 6.3V CERM 805
Q9 2N7002DW SOT-363
WHEN AC IS IN, P-CHANNEL FETS ARE QUICKLY (DIODE) TURNED OFF
WHEN AC IS NOT PLUGGED, P-CHANNEL FETS ARE ON
RC TIME IS 480K*10UF @ +3V_PMU

+PBUS
F4 5AMP-125V SM-2
+BATT_14V_FUSE
CRITICAL
Q7 SUD45P03 TO-252
R710 47K 5% 1/16W MF 402
BATT_14V_GATE
R711 10K 5% 1/16W MF 402
DP1 BAS16TW SOT-363
BATT_14PBUS_EN

SWITCHER VOLTAGE CONTROL

PMU SELECTS BETWEEN TWO VOLTAGES

R73 27.4K 1% 1/16W MF 402
R62 10K 1% 1/16W MF 402
R58 10K 1% 1/16W MF 402
OD OUTPUT LOW - WHEN AC GREATER THAN 18V
R74 4.12K 1% 1/16W MF 402
R59 100K 5% 1/16W MF 402
BATTV_HIGH
BATTV_LOW
R75 5.23K 1% 1/16W MF 402
Q4 2N7002DW SOT-363
PMU_CHARGE_V
R733 20K 1% 1/16W MF 402
R731 1K 1% 1/16W MF 402
BATT_LOW
Q71 2N7002DW SOT-363
Q71 2N7002DW SOT-363
R56 1K 1% 1/16W MF 402
R741 100K 5% 1/16W MF 402
CHARGE_DISABLE
Q72 2N7002DW SOT-363
PMU_CHRG_BATT_0
Q72 2N7002DW SOT-363

SWITCHER CURRENT CONTROL

CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V
CHARGE THROTTLED BY LOW BATTERY VOLTAGE

R61 0.025 1% 1W MF 2512
R82 4.7 5% 1/16W MF 402
R87 4.7 5% 1/16W MF 402
1772_CSSP
1772_CSSN
R57 100K 1% 1/16W MF 402
D4 1N914 SOT23
R49 12.7K 1% 1/16W MF 402
C67 1uF 20% 25V CERM 1210
C71 0.47uF 20% 25V CERM 1206
C95 0.47uF 20% 25V CERM 1206

U6 MAX1772 QSOP

1772_DCIN	DCIN	CELLS	1772_CELLS
1772_ACIN	ACIN	LDO	
1772_ACOK_L	ACOK	DLOV	1772_DLOV
(+3V_PMU)	RFIN	BST	1772_BST
1772_VCTL	VCTL	DHI	1772_DHI
1772_ICTL	ICTL	LX	1772_LX
1772_ICHG	ICHG	DLO	1772_DLO
1772_IINP	IINP	PGND	(GND)
		CSIP	1772_CSIP
		CSIN	1772_CSIN
1772_CCV	CCV	BATT	
1772_CCI	CCI		
1772_CCS	CCS		
	REF	CLS	GND

R725 33 1% 1/8W MF 1206
D6 1N914 SOT23
1772_BST_ESR
R52 100K 5% 1/16W MF 402
C97 0.1uF 20% 25V CERM 603
R96 4.7 5% 1/16W MF 603
C96 0.1uF 20% 25V CERM 805
CRITICAL
Q70 IRF7805 SM
C112 2.2uF 20% 25V CERM 1812
C117 2.2uF 20% 25V CERM 1812
C113 2.2uF 20% 25V CERM 1812
C115 2.2uF 20% 25V CERM 1812
C116 2.2uF 20% 25V CERM 1812
CRITICAL
L70 10uH SM1
+BATT_RSNS
R715 0.05 1% 1W MF 2512
+BATT_24V_FUSE
D36 MBRS140T3
CRITICAL
Q64 IRF7811W SO-8
NO_STUFF
C853 1000pf 10% 25V X7R 402
C780 4.7uF 20% 25V CERM 1206
C795 4.7uF 20% 25V CERM 1206
C790 4.7uF 20% 25V CERM 1206
C779 33uF 20% 25V ELEC SM1
R720 1 5% 1/16W MF 603
R713 1 5% 1/16W MF 603
C777 4.7uF 20% 25V CERM 1206
C792 4.7uF 20% 25V CERM 1206
C785 4.7uF 20% 25V CERM 1206
XW1 SM

R94 100K 5% 1/16W MF 402
C41 1uF 20% 25V CERM 603
C98 0.1uF 20% 25V CERM 603
C99 0.1uF 20% 25V CERM 603
+BATT_VSNS

R54 10K 1% 1/16W MF 402
R53 4.12K 1% 1/16W MF 402
1772_CLS
R83 1K 1% 1/16W MF 402
C24 0.1uF 10% 16V CERM 402
1772_CCV_RC
C43 0.01uF 20% 50V CERM 402
C42 0.01uF 20% 50V CERM 402
C23 1uF 20% 25V CERM 603
1772_REF
1772_GND

R47 6.34K 1% 1/16W MF 402
A29_CLS_ADJ
Q2 2N7002DW SOT-363
A29_DETECT

C799 0.1uF 20% 16V CERM 402
U57 LMC7211 SM
BATT_LOW
R729 100K 1% 1/16W MF 402
R740 499K 1% 1/16W MF 402
BATT_DIV
1V65_REF
R730 100K 1% 1/16W MF 402
R735 100K 1% 1/16W MF 402
C807 0.047uF 10% 16V CERM 402

$V_{BATT} = CELLS \times (4.096 + (0.4096 * V_{VCTL} / V_{REFIN}))$

For 4.15V cells, VCTL = 0.123 REFIN
For 4.20V cells, VCTL = 0.245 REFIN

$I_{CHG} = (0.2048/R_{Q2}) * (V_{ICTL} / V_{REFIN})$

BATTERY CONNECTOR

CRITICAL
J26
87438-0833
M-RT-SM

+BATT_POS (BATT_IN_PD)
BATT_CLK
BATT_DATA
PMU_BATT_DET_L
BATT_NEG

L5 FERR-EMI-100-OHM SM
L6 FERR-50-OHM SM
L4 FERR-EMI-100-OHM SM
PMU_SMB_CLK
L3 FERR-EMI-100-OHM SM
PMU_SMB_DATA
L2 FERR-50-OHM SM
+BATT

BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV
D	051-6653	C
SCALE: NONE	SHT: 30 OF 44	

12.8V PBUS SUPPLY



PMU SUPPLY



BACKUP BATTERY



12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT	31 44

3.3V/5V MAIN SUPPLY



DCDC_EN TRUTH TABLE

PMU_POWER_UP_L	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4_6V_BU	+3V_PMU	VOLTAGE

SLEEP LEVEL SHIFTER (3V -> 5V)

+5V_SLEEP LOADS

1) FAN
2) Headphone amplifier
3) OPTICAL DRIVE
4) DVI
5) TRACKPAD

+3V_SLEEP LOADS

1) CPU PLL CONFIG CONTROL
2) INTREPID - I2C PULLUPS & OSCILLATOR
3) MAP31 - 3V RAIL (IF USING D3COLD)
4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
5) LVDS DDC PULL-UPS
6) DVI LEVEL SHIFTERS & PULLUPS & HPD
7) BOOT BANGER
8) HARD DRIVE (IF USING 3V LOGIC)
9) WIRELESS
10) PMU - I2C PULLUPS

3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT	32 44

VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage
(approx. 7ms delay)

1.250V->0.975V 1.50Ghz
1.200V->0.975V 1.33Ghz
(value without offset)

NOTE: When U15 MUX is removed => NO SW Support,
R794,R795,R796&R797 have to be stuffed

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
126S0036	7	CAP,AL,POLY,8.2uF,20%,16V,V CASE,SMD	C51,C52,C77,C78,C91,C92,C111	CRITICAL	

Keep trace fat (40-100 mils) and short!!

Keep trace fat and short!!

Keep trace fat and short!!

Keep trace fat and short!!

Connect MAX1717 GND pin 13
to GND at bottom-side FET

SEL = 0; Y1=A1
SEL = 1; Y1=B1

MAX1717 VID INPUTS ARE 3.3-5V TOLERANT

Note:No stuff R67 to set skip mode of VCore

(R93 CPU_BTR BOM OPTION SEE BOM TABLE)

GROUND SENSE VOLTAGE DIVIDER

This allows for an offset to the ground sense to adjust the output voltage.
VREF = 2.0V, HENCE VOFFSET = 2.0V * 0.85*(Rb / Ra) AND VCORE = VDAC + VOFFSET.
NOTE: Ra NO STUFFED FOR NO OFFSET CASE

(CPU Vcore value with offset)

1.50Ghz 1.280V->0.990V
1.33Ghz 1.220V->0.990V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S2003	1	RES,MF,1/16W,2K OHM,1%,0402,SMD	R97	?	CPU_BTR
114S5903	1	RES,MF,1/16W,5.9K OHM,1%,0402,SMD	R93	?	CPU_BTR

ROUTE AS DIFFERENTIAL PAIR

PLACE THIS SHORT AT
PIN OF 100uF CAP
CLOSEST TO CPU

OUTPUT VOLTAGE

V_{DAC} D4=0	V_{DAC} D4=1	D3	D2	D1	D0
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

FOR V-STEP:

D<4..0>	A/B_ = Hi/Fast	A/B_ = Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
When A/B_ is low (slow): <=1K-ohm -> 0
>=100K-ohm -> 1

If all pull-ups are >=100K and all
pull-downs are <=1K, A V = B V .

Fmax Test Connections

J7
M-ST-SM-52465-1217

1	VCORE_GNDDIV_TEST	12	VCORE_D0
2	VCORE_GNDSNS_TEST	11	VCORE_D1
3	+3V_PMU_RESET	10	VCORE_D2
4	SOFT_PWR_ON_L	9	VCORE_D3
5	NC (RFU)	8	VCORE_D4
6		7	

VCORE SUPPLY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV
D	051-6653	C
SCALE: NONE	SHT 33 OF 44	

1.5V/2.5V SWITCHER

+1_5V_SLEEP LOADS

1) AGP I/O - IF USING D3COLD
2) MAXBUS I/O - IF 1.5V INTERFACE

+1_5V_MAIN LOADS

1) INTREPID CORE

+2_5V_MAIN LOADS

1) MAP31 - FBCORE/FBIO IF USING D3HOT
2) GIGABIT ETHERNET - AVDDL
3) DDR SODIMMS - CORE/IO
4) DDR MUXES

M11 Power Shut down Sequencing

+2_5V_SLEEP LOADS

1) FBCORE/FBIO IF USING D3COLD

DIODE PROVIDE PROVIDE QUICK SHUT-DOWN
POWER DOWN DELAY 1.5MS TO 3.5MS

1.8V SWITCHER

+1_8V_MAIN LOADS

1) INTREPID PLLS

+1_8V_SLEEP LOADS

1) MPC7447 - MAXBUS I/O - IF 1.8V INTERFACE
2) CPU JTAG & MaxBus Pull-ups
3) CPU PLL Config Straps

1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 34 OF 44	

DIGITAL SIGNALS

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
				STUB_LENGTH OF 200 MILS NEEDED WHEN WE CONVERT TO 14.2				
GROUP 0	MEM_DATA<7..0>	L:S:1602:1700	7	500	(200)			167 MHZ
	MEM_DQM<0>	L:S:1602 MIL:1700 MIL	7	500.0000	(200)			167.0 MHz
	MEM_DQS<0>	L:S:1602 MIL:1700 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DATA_A<7..0>	L:S:1903:2000	7	500	(200)	TOTAL LENGTH CONTROLLED BY SPREADSHEET		167 MHZ
	RAM_DQM_A<0>	L:S:1903 MIL:2000 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DQS_A<0>	L:S:1903 MIL:2000 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DATA_B<7..0>	L:S:2000:2100	7	500	(200)			167 MHZ
	RAM_DQM_B<0>	L:S:2000 MIL:2100 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DQS_B<0>	L:S:2000 MIL:2100 MIL	7	500.0000	(200)			167.0 MHz
GROUP 1	MEM_DATA<15..8>	L:S:1344:1660	7	500	(200)			167 MHZ
	MEM_DQM<1>	L:S:1344 MIL:1660 MIL	7	500.0000	(200)			167.0 MHz
	MEM_DQS<1>	L:S:1344 MIL:1660 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DATA_A<15..8>	L:S:1905:2000	7	500	(200)	TOTAL LENGTH CONTROLLED BY SPREADSHEET		167 MHZ
	RAM_DQM_A<1>	L:S:1905 MIL:2000 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DQS_A<1>	L:S:1905 MIL:2000 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DATA_B<15..8>	L:S:2004:2412	7	500	(200)			167 MHZ
	RAM_DQM_B<1>	L:S:2004 MIL:2412 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DQS_B<1>	L:S:2004 MIL:2412 MIL	7	500.0000	(200)			167.0 MHz
GROUP 2	MEM_DATA<23..16>	L:S:1435:1500	7	500	(200)			167 MHZ
	MEM_DQM<2>	L:S:1435 MIL:1500 MIL	7	500.0000	(200)			167.0 MHz
	MEM_DQS<2>	L:S:1435 MIL:1500 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DATA_A<23..16>	L:S:1707:1800	7	500	(200)	TOTAL LENGTH CONTROLLED BY SPREADSHEET		167 MHZ
	RAM_DQM_A<2>	L:S:1707 MIL:1800 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DQS_A<2>	L:S:1707 MIL:1800 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DATA_B<23..16>	L:S:1900:2000	7	500	(200)			167 MHZ
	RAM_DQM_B<2>	L:S:1900 MIL:2000 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DQS_B<2>	L:S:1900 MIL:2000 MIL	7	500.0000	(200)			167.0 MHz
GROUP 3	MEM_DATA<31..24>	L:S:1233:1485	7	500	(200)			167 MHZ
	MEM_DQM<3>	L:S:1233 MIL:1485 MIL	7	500.0000	(200)			167.0 MHz
	MEM_DQS<3>	L:S:1233 MIL:1485 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DATA_A<31..24>	L:S:1700:2165	7	500	(200)	TOTAL LENGTH CONTROLLED BY SPREADSHEET		167 MHZ
	RAM_DQM_A<3>	L:S:1700 MIL:2165 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DQS_A<3>	L:S:1700 MIL:2165 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DATA_B<25..24>	L:S:1907:2356	7	500	(200)			167 MHZ
	RAM_DATA_B<26>	L:S:1907 MIL:2356 MIL	7		(200)			167.0 MHz
	RAM_DATA_B<31..27>	L:S:1907:2356	7	500	(200)			167 MHZ
	RAM_DQM_B<3>	L:S:1907 MIL:2356 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DQS_B<3>	L:S:1907 MIL:2356 MIL	7	500.0000	(200)			167.0 MHz
GROUP 4	MEM_DATA<39..32>	L:S:1915:2000	7	500	(200)			167 MHZ
	MEM_DQM<4>	L:S:1915 MIL:2000 MIL	7	500.0000	(200)			167.0 MHz
	MEM_DQS<4>	L:S:1915 MIL:2000 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DATA_A<39..32>	L:S:1205:1387	7	500	(200)	TOTAL LENGTH CONTROLLED BY SPREADSHEET		167 MHZ
DDR RAM	RAM_DQM_A<4>	L:S:1205 MIL:1387 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DQS_A<4>	L:S:1205 MIL:1387 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DATA_B<39..32>	L:S:1404:1686	7	500	(200)			167 MHZ
	RAM_DQM_B<4>	L:S:1404 MIL:1686 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DQS_B<4>	L:S:1404 MIL:1686 MIL	7	500.0000	(200)			167.0 MHz
GROUP 5	MEM_DATA<47..40>	L:S:1719:1893	7	500	(200)			167 MHZ
	MEM_DQM<5>	L:S:1719 MIL:1893 MIL	7	500.0000	(200)			167.0 MHz
	MEM_DQS<5>	L:S:1719 MIL:1893 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DATA_A<47..40>	L:S:1607:1898	7	500	(200)	TOTAL LENGTH CONTROLLED BY SPREADSHEET		167 MHZ
	RAM_DQM_A<5>	L:S:1607 MIL:1898 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DQS_A<5>	L:S:1607 MIL:1898 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DATA_B<47..40>	L:S:1716:2102	7	500	(200)			167 MHZ
	RAM_DQM_B<5>	L:S:1716 MIL:2102 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DQS_B<5>	L:S:1716 MIL:2102 MIL	7	500.0000	(200)			167.0 MHz
GROUP 6	MEM_DATA<55..48>	L:S:2101:2170	7	500	(200)			167 MHZ
	MEM_DQM<6>	L:S:2101 MIL:2170 MIL	7	500.0000	(200)			167.0 MHz
	MEM_DQS<6>	L:S:2101 MIL:2170 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DATA_A<55..48>	L:S:1204:1357	7	500	(200)	TOTAL LENGTH CONTROLLED BY SPREADSHEET		167 MHZ
	RAM_DQM_A<6>	L:S:1204 MIL:1357 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DQS_A<6>	L:S:1204 MIL:1357 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DATA_B<55..48>	L:S:1400:1546	7	500	(200)			167 MHZ
	RAM_DQM_B<6>	L:S:1400 MIL:1546 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DQS_B<6>	L:S:1400 MIL:1546 MIL	7	500.0000	(200)			167.0 MHz
GROUP 7	MEM_DATA<63..56>	L:S:1903:2000	7	500	(200)			167 MHZ
	MEM_DQM<7>	L:S:1903 MIL:2000 MIL	7	500.0000	(200)			167.0 MHz
	MEM_DQS<7>	L:S:1903 MIL:2000 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DATA_A<63..56>	L:S:1611:1696	7	500	(200)	TOTAL LENGTH CONTROLLED BY SPREADSHEET		167 MHZ
	RAM_DQM_A<7>	L:S:1611 MIL:1696 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DQS_A<7>	L:S:1611 MIL:1696 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DATA_B<63..56>	L:S:1809:1887	7	500	(200)			167 MHZ
	RAM_DQM_B<7>	L:S:1809 MIL:1887 MIL	7	500.0000	(200)			167.0 MHz
	RAM_DQS_B<7>	L:S:1809 MIL:1887 MIL	7	500.0000	(200)			167.0 MHz
ADDR	MEM_ADDR<12..0>	L:S::500	4					83 MHZ
	RAM_ADDR<12..0>	L:S:2000:3000	10		(200)			
	MEM_BA<1..0>	L:S::500	4					
	RAM_BA<1..0>	L:S:2000:3300	8		(200)			
CONTROL	MEM_CS_L<3..0>	L:S::500	4					
	RAM_CS_L<3..0>	L:S:2500:3200	7		(200)			
	MEM_CKE<3..0>	L:S::500	4					
	RAM_CKE<3..0>	L:S:2500:3200	7		(200)			
	MEM_RAS_L	L:S::500 MIL	4					
	RAM_RAS_L	L:S:2000 MIL:4100 MIL	7		(200)			
	MEM_CAS_L	L:S::500 MIL	4					
	RAM_CAS_L	L:S:2000 MIL:4100 MIL	7		(200)			
	MEM_WE_L	L:S::500 MIL	4					
	RAM_WE_L	L:S:2000 MIL:3100 MIL	8		(200)			
	MEM_MUXSEL_MSB	L:S:1700 MIL:3000 MIL	8					
	MEM_MUXSEL_LSB	L:S:1700 MIL:3000 MIL	7					

PRIORITY: 2
PRIMARY LAYERS: 4,7
SECONDARY LAYERS: 2,9
GOAL: MINIMIZE EXPOSED ROUTES MINIMIZE VIAS

CLOCK LINE CONSTRAINTS

GROUP	SIG_NAME	PROPAGATION_DELAY	MATCHED_DELAY	MAX VIAS	MAX EXPOSED LENGTH	STUB_LENGTH	NET_SPACING_TYPE	PULSE PARAM
INTREPID CLOCKS	SYSCLK CPU_UF	L:S::150 MIL					10 MIL SPACING	167.0 MHz
	SYSCLK CPU	L:S:2650 MIL:2750 MIL		5	250.0000	(200)	10 MIL SPACING	167.0 MHz
	INT CPUFB OUT	L:S::150 MIL		5	250.0000		10 MIL SPACING	167.0 MHz
	INT CPUFB OUT SHORT	L:S:700 MIL:850 MIL		5	250.0000		10 MIL SPACING	167.0 MHz
	INT CPUFB OUT NORM	L:S:500 MIL:600 MIL		5	250.0000		10 MIL SPACING	167.0 MHz
	INT CPUFB IN NORM	L:S:500 MIL:600 MIL		5	250.0000		10 MIL SPACING	167.0 MHz
	INT CPUFB LONG	L:S:1050 MIL:1150 MIL		5	250.0000		10 MIL SPACING	167.0 MHz
	INT CPUFB IN	L:S:700 MIL:800 MIL		5	250.0000	(200)	10 MIL SPACING	167.0 MHz
	SYSCLK DDRCLK A0 UF	L:S:300 MIL:DRIVER MIL	SYSCLK DDRCLK A0 UF	G:L:S:0 MIL:25 MIL		(200)	10 MIL SPACING	167.0 MHz
	SYSCLK DDRCLK A0 L UF	L:S:300 MIL:DRIVER MIL	SYSCLK DDRCLK A0 UF	G:L:S:0 MIL:25 MIL		(200)	10 MIL SPACING	167.0 MHz
	SYSCLK DDRCLK A1 UF	L:S:300 MIL:DRIVER MIL	SYSCLK DDRCLK A1 UF	G:L:S:0 MIL:25 MIL		(200)	10 MIL SPACING	167.0 MHz
	SYSCLK DDRCLK A1 L UF	L:S:300 MIL:DRIVER MIL	SYSCLK DDRCLK A1 UF	G:L:S:0 MIL:25 MIL		(200)	10 MIL SPACING	167.0 MHz
	SYSCLK DDRCLK B0 UF	L:S:300 MIL:DRIVER MIL	SYSCLK DDRCLK B0 UF	G:L:S:0 MIL:25 MIL		(200)	10 MIL SPACING	167.0 MHz
	SYSCLK DDRCLK B0 L UF	L:S:300 MIL:DRIVER MIL	SYSCLK DDRCLK B0 UF	G:L:S:0 MIL:25 MIL		(200)	10 MIL SPACING	167.0 MHz
	SYSCLK DDRCLK B1 UF	L:S:300 MIL:DRIVER MIL	SYSCLK DDRCLK B1 UF	G:L:S:0 MIL:25 MIL		(200)	10 MIL SPACING	167.0 MHz
	SYSCLK DDRCLK B1 L UF	L:S:300 MIL:DRIVER MIL	SYSCLK DDRCLK B1 UF	G:L:S:0 MIL:25 MIL		(200)	10 MIL SPACING	167.0 MHz
	SYSCLK DDRCLK A0	L:S:2900 MIL:3000 MIL	SYSCLK DDRCLK A0	G:L:S:0 MIL:25 MIL	250.0000	(200)	10 MIL SPACING	167.0 MHz
	SYSCLK DDRCLK A0 L	L:S:2900 MIL:3000 MIL	SYSCLK DDRCLK A0	G:L:S:0 MIL:25 MIL	250.0000	(200)	10 MIL SPACING	167.0 MHz
	SYSCLK DDRCLK A1	L:S:2900 MIL:3000 MIL	SYSCLK DDRCLK A1	G:L:S:0 MIL:25 MIL	250.0000	(200)	10 MIL SPACING	167.0 MHz
	SYSCLK DDRCLK A1 L	L:S:2900 MIL:3000 MIL	SYSCLK DDRCLK A1	G:L:S:0 MIL:25 MIL	250.0000	(200)	10 MIL SPACING	167.0 MHz
	SYSCLK DDRCLK B0	L:S:3100 MIL:3200 MIL	SYSCLK DDRCLK B0	G:L:S:0 MIL:25 MIL	250.0000	(200)	10 MIL SPACING	167.0 MHz
	SYSCLK DDRCLK B0 L	L:S:3100 MIL:3200 MIL	SYSCLK DDRCLK B0	G:L:S:0 MIL:25 MIL	250.0000	(200)	10 MIL SPACING	167.0 MHz
	SYSCLK DDRCLK B1	L:S:3100 MIL:3200 MIL	SYSCLK DDRCLK B1	G:L:S:0 MIL:25 MIL	250.0000	(200)	10 MIL SPACING	167.0 MHz
	SYSCLK DDRCLK B1 L	L:S:3100 MIL:3200 MIL	SYSCLK DDRCLK B1	G:L:S:0 MIL:25 MIL	250.0000	(200)	10 MIL SPACING	167.0 MHz
	INT REF CLK OUT UF	L:S::400 MIL				(200)	10 MIL SPACING	49.92 MHz
	INT REF CLK OUT	L:S:1000 MIL:1150 MIL		5	250.0000	(200)	10 MIL SPACING	49.92 MHz
	INT REF CLK IN	L:S:1900 MIL:2000 MIL		5	250.0000	(200)	10 MIL SPACING	167.0 MHz
	CLK66M GPU AGP UF	L:S::150 MIL				(200)	10 MIL SPACING	66.00 MHz
	CLK66M GPU AGP	L:S:1800 MIL:1900 MIL		6	400.0000	(200)	10 MIL SPACING	66.00 MHz
	INT AGP FB OUT	L:S::150 MIL				(200)	10 MIL SPACING	66.00 MHz
	INT AGP FB IN	L:S:1450 MIL:1550 MIL		6	500.0000	(200)	10 MIL SPACING	66.00 MHz
	CLK33M CBUS UF	L:S::250 MIL				(200)	10 MIL SPACING	33.00 MHz
	CLK33M CBUS	L:S:5000 MIL:6000 MIL		9	500.0000	(200)	10 MIL SPACING	33.00 MHz
	CLK33M AIRPORT UF	L:S::250 MIL				(200)	10 MIL SPACING	33.00 MHz
	CLK33M AIRPORT	L:S:9500 MIL:10500 MIL		6	500.0000	(200)	10 MIL SPACING	33.00 MHz
	CLK33M NEC UF	L:S::250 MIL				(200)	10 MIL SPACING	33.00 MHz
	CLK33M NEC	L:S:4000 MIL:6000 MIL		7	500.0000	(200)	10 MIL SPACING	33.00 MHz
	INT PCI FB OUT	L:S::300 MIL				(200)	10 MIL SPACING	33.00 MHz
	INT PCI FB IN	L:S:6500 MIL:7500 MIL		7	500.0000	(200)	10 MIL SPACING	33.00 MHz
M10 & OSC	ATI CLK27M OSC	L:S::400 MIL		5		(200)	10 MIL SPACING	
	ATI CLK27M OSC SS	L:S::400 MIL		5		(200)	10 MIL SPACING	
	ATI CLK27M IN	L:S::200 MIL		5		(200)	10 MIL SPACING	
	ATI SSCLK UF	L:S::200 MIL		5		(200)	10 MIL SPACING	
	ATI SSCLK IN	L:S::1800 MIL		5	500.0000	(200)	10 MIL SPACING	
CRYSTALS	CLK18M INT XIN	L:S:1400 MIL:1500 MIL					10 MIL SPACING	
	CLK18M INT XOUT	L:S:1250 MIL:1350 MIL					10 MIL SPACING	
	CLK18M XTAL IN	L:S::300 MIL					10 MIL SPACING	
	CLK18M INT EXT	L:S::400 MIL					10 MIL SPACING	
SOUND	INT I2S0 SND MCLK			6	500.0000	(200)	10 MIL SPACING	
ETHERNET	CLKENET PHY RX	L:S::300 MIL				(200)		125.0 MHz
	CLKENET LINK RX	L:S:8000 MIL:9000 MIL		6	800.0000	(200)	10 MIL SPACING	125.0 MHz
	CLKENET PHY GBE REF	L:S::300 MIL				(200)		125.0 MHz
	CLKENET LINK GBE REF	L:S:8000 MIL:9000 MIL		6	500.0000	(200)	10 MIL SPACING	125.0 MHz
	CLKENET PHY TX	L:S::300 MIL				(200)		25.00 MHz
	CLKENET LINK TX	L:S:8000 MIL:9000 MIL		6	500.0000	(200)	10 MIL SPACING	25.00 MHz
	CLKENET LINK GTX	L:S::300 MIL				(200)		125.0 MHz
	CLKENET PHY GTX	L:S:8000 MIL:9000 MIL		6	600.0000	(200)	10 MIL SPACING	125.0 MHz
FIREWIRE	CLKFW PHY PCLK	L:S::300 MIL				(200)		49.15 MHz
	CLKFW LINK PCLK	L:S:7500 MIL:8000 MIL		5	500.0000	(200)	10 MIL SPACING	49.15 MHz
	CLKFW PHY LCLK	L:S:7500 MIL:8000 MIL		5	500.0000	(200)	10 MIL SPACING	49.15 MHz
	CLKFW LINK LCLK	L:S::300 MIL				(200)		49.15 MHz
	FW XI	L:S::500 MIL				(200)	10 MIL SPACING	98.03 MHz
	FW OSC	L:S::300 MIL				(200)	10 MIL SPACING	98.03 MHz

PRIORITY: 1
PRIMARY LAYERS: 4,7
SECONDARY LAYERS: 2,9
GOAL: MINIMIZE EXPOSURE ON LONG NETS

SIGNAL CONSTRAINTS - PAGE 1

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 35 OF 44	

DIGITAL SIGNALS

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM	
MAXBUS	CPU_AACK_L	L:S:1500 MIL:2700 MIL	7		(250)				5 8
	CPU_ADDR<0..31>	L:S:1500:3100	7		(250)		TRUE	83 MHZ	5 8
	CPU_ARTRY_L	L:S:1500 MIL:2700 MIL	7		(250)				5 8
	CPU_BG_L	L:S:1500 MIL:2700 MIL	7		(250)				5 8
	CPU_BR_L	L:S:1500 MIL:2700 MIL	7		(250)				5 8
	CPU_CI_L	L:S:1500 MIL:2700 MIL	7		(250)				5 8
	CPU_DATA<0..31>	L:S:1100:2700	7		(250)		TRUE	83 MHZ	6 8
	CPU_DATA<32..63>	L:S:1100:2700	8		(250)			83 MHZ	6 8
	CPU_DBG_L	L:S:1500 MIL:2700 MIL	7		(250)				5 8
	CPU_DTI<0..2>	L:S:1500:2950	7		(250)				5 8
	CPU_DRDY_L	L:S:1500 MIL:3200 MIL	7		(250)				5 8
	CPU_GBL_L	L:S:1500 MIL:2700 MIL	7		(250)				5 8
	CPU_HIT_L	L:S:1500 MIL:2800 MIL	7		(250)				5 8
	CPU_QACK_L	L:S:1500 MIL:2700 MIL	7		(250)				5 8
	CPU_QREQ_L	L:S:1500 MIL:2700 MIL	7		(250)				5 8
	CPU_TA_L	L:S:1500 MIL:2700 MIL	7		(250)				5 8
	CPU_TBST_L	L:S:1500 MIL:2700 MIL	7		(250)				5 8
	CPU_TEA_L	L:S:1500 MIL:3000 MIL	7		(250)				5 8
	CPU_TS_L	L:S:1500 MIL:2700 MIL	7		(250)				5 8
	CPU_TSIZ<0..2>	L:S:1500:3500	7		(250)				5 8
	CPU_TT<0..4>	L:S:1500:3400	7		(250)				5 8
	CPU_WT_L	L:S:1500 MIL:3100 MIL	7		(250)				5 8

PRIORITY: 4
PRIMARY LAYERS: 9
SECONDARY LAYERS: 4,7
GOAL: MINIMIZE TH VIAS

STUB_LENGTH OF 250 MILS NEEDED WHEN DESIGN SWITCHED TO 14.2

Temporary Area for TMDS/DVO signal constraints

ALL TMDS GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND HAVE SAME WIDTH SPACING RULE AS OTHER TMDS SIGNALES

T23	GPU_TMDS_CLKN	GPU_CLKTMDS	GPUTMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING 100 OHM SPACING 5	19 20
T23	GPU_TMDS_CLKP	GPU_CLKTMDS	GPUTMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING 100 OHM SPACING 5	19 20
T23	GPU_TMDS_DN<0>	GPU_TMDS_D0		500.0000	100 OHM SPACING 100 OHM SPACING 8	19 20
T23	GPU_TMDS_DP<0>	GPU_TMDS_D0		500.0000	100 OHM SPACING 100 OHM SPACING 8	19 20
T23	GPU_TMDS_DN<1>	GPU_TMDS_D1		600.0000	100 OHM SPACING 100 OHM SPACING 8	19 20
T23	GPU_TMDS_DP<1>	GPU_TMDS_D1		600.0000	100 OHM SPACING 100 OHM SPACING 8	19 20
T23	GPU_TMDS_DN<2>	GPU_TMDS_D2		830.0000	100 OHM SPACING 100 OHM SPACING 8	19 20
T23	GPU_TMDS_DP<2>	GPU_TMDS_D2		830.0000	100 OHM SPACING 100 OHM SPACING 8	19 20
T24	SI_TMDS_CLKN	SI_CLKTMDS	SITMDS:G:L:S:0 MIL:50 MIL		100 OHM SPACING 100 OHM SPACING 5	19
T24	SI_TMDS_CLKP	SI_CLKTMDS	SITMDS:G:L:S:0 MIL:50 MIL		100 OHM SPACING 100 OHM SPACING 5	19
T24	SI_TMDS_DN<0>	SI_TMDS_D0			100 OHM SPACING 100 OHM SPACING 8	19
T24	SI_TMDS_DP<0>	SI_TMDS_D0			100 OHM SPACING 100 OHM SPACING 8	19
T24	SI_TMDS_DN<1>	SI_TMDS_D1			100 OHM SPACING 100 OHM SPACING 8	19
T24	SI_TMDS_DP<1>	SI_TMDS_D1			100 OHM SPACING 100 OHM SPACING 8	19
T24	SI_TMDS_DN<2>	SI_TMDS_D2			100 OHM SPACING 100 OHM SPACING 8	19
T24	SI_TMDS_DP<2>	SI_TMDS_D2			100 OHM SPACING 100 OHM SPACING 8	19

ALL THE DVOD GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND ROUTE AS STANDARD 50OHM SIGNALS AT 4 MILS

T26	ATI_DVOD<11..0>	ATIDVOD:G:L:S:0 MIL:50 MIL	6	610		19 20
T26	ATI_DVOD_DE	ATIDVOD:G:L:S:0 MIL:50 MIL	6	610.0000		19 20
T26	ATI_DVO_HSYNC	ATIDVOD:G:L:S:0 MIL:50 MIL	6	610.0000		19 20
T26	ATI_DVO_VSYNC	ATIDVOD:G:L:S:0 MIL:50 MIL	6	610.0000		19 20
T26	ATI_DVO_CLKP	ATIDVOD:G:L:S:0 MIL:50 MIL	6	610.0000	165.0 MHz:::	19 20
T25	GPU_DVOD<11..0>	GPUDVOD:G:L:S:0 MIL:50 MIL	6	700		19
T25	GPU_DVOD_DE	GPUDVOD:G:L:S:0 MIL:50 MIL	6	500.0000		19
T26	GPU_DVO_HSYNC	GPUDVOD:G:L:S:0 MIL:50 MIL	6	500.0000		19
T26	GPU_DVO_VSYNC	GPUDVOD:G:L:S:0 MIL:50 MIL	6	500.0000		19
T26	GPU_DVO_CLKP	GPUDVOD:G:L:S:0 MIL:50 MIL	6	500.0000	165.0 MHz:::	19

T28	TMDS_CONN_CLKN	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING 100 OHM SPACING 4	22 39
T28	TMDS_CONN_CLKP	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING 100 OHM SPACING 4	22 39
T27	TMDS_CONN_DN<0>	CONN_TMDS_D0		500.0000	100 OHM SPACING 100 OHM SPACING 4	22
T27	TMDS_CONN_DP<0>	CONN_TMDS_D0		500.0000	100 OHM SPACING 100 OHM SPACING 4	22
T27	TMDS_CONN_DN<1>	CONN_TMDS_D1		500.0000	100 OHM SPACING 100 OHM SPACING 4	22
T27	TMDS_CONN_DP<1>	CONN_TMDS_D1		500.0000	100 OHM SPACING 100 OHM SPACING 4	22
T27	TMDS_CONN_DN<2>	CONN_TMDS_D2		500.0000	100 OHM SPACING 100 OHM SPACING 4	22
T27	TMDS_CONN_DP<2>	CONN_TMDS_D2		500.0000	100 OHM SPACING 100 OHM SPACING 4	22

SIGNAL CONSTRAINTS - PAGE 1

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 36 OF 44	

Digital Signals (cont'd)

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
AGP	AGP_AD<15..0>	L:S:1050:1450	7					66 MHZ
AGP BYTES 0-1	AGP_CBE<1..0>	L:S:1050:1450	7					66 MHZ
	AGP_AD_STB<0>	L:S:1050 MIL:1450 MIL			(250)	8 MIL SPACING		133.0 MHZ
	AGP_AD_STB_L<0>	L:S:1050 MIL:1450 MIL			(250)	8 MIL SPACING		133.0 MHZ
AGP BYTES 2-3	AGP_AD<31..16>	L:S:1050:1450	7					66 MHZ
	AGP_CBE<3..2>	L:S:1050:1450	7					66 MHZ
	AGP_AD_STB<1>	L:S:1050 MIL:1450 MIL			(250)	8 MIL SPACING		133.0 MHZ
	AGP_AD_STB_L<1>	L:S:1050 MIL:1450 MIL			(250)	8 MIL SPACING		133.0 MHZ
AGP SIDEBAND	AGP_SBA<7..0>	L:S:1050:1450	7					66 MHZ
	AGP_SB_STB	L:S:1050 MIL:1450 MIL			(350)	8 MIL SPACING		66.00 MHZ
	AGP_SB_STB_L	L:S:1050 MIL:1450 MIL			(350)	8 MIL SPACING		66.00 MHZ
AGP CONTROL	AGP_FRAME_L	L:S:1250 MIL:1950 MIL						66.00 MHZ
	AGP_IRDY_L	L:S:1250 MIL:1950 MIL						66.00 MHZ
	AGP_TRDY_L	L:S:1250 MIL:1950 MIL						66.00 MHZ
	AGP_DEVSEL_L	L:S:1250 MIL:1950 MIL						66.00 MHZ
	AGP_STOP_L	L:S:1250 MIL:1950 MIL						66.00 MHZ
	AGP_PAR	L:S:1250 MIL:1950 MIL						66.00 MHZ
	AGP_REQ_L	L:S:1250 MIL:1950 MIL						66.00 MHZ
	AGP_GNT_L	L:S:1250 MIL:1950 MIL						66.00 MHZ
	AGP_RBF_L	L:S:1250 MIL:1950 MIL						66.00 MHZ
PCI	PCI_AD<31..0>	L:S:6000:12500				MIN_DAISY_CHAIN		33 MHZ
	PCI_CBE<3..0>	L:S:6000:12500				MIN_DAISY_CHAIN		33 MHZ
	PCI_FRAME_L	L:S:6000 MIL:12500 MIL				MIN_DAISY_CHAIN		33.00 MHZ
	PCI_IRDY_L	L:S:6000 MIL:12500 MIL				MIN_DAISY_CHAIN		33.00 MHZ
	PCI_TRDY_L	L:S:6000 MIL:12500 MIL				MIN_DAISY_CHAIN		33.00 MHZ
	PCI_DEVSEL_L	L:S:6000 MIL:12500 MIL				MIN_DAISY_CHAIN		33.00 MHZ
	PCI_STOP_L	L:S:6000 MIL:12500 MIL				MIN_DAISY_CHAIN		33.00 MHZ
	PCI_PAR	L:S:6000 MIL:12500 MIL				MIN_DAISY_CHAIN		33.00 MHZ
ULTRA ATA-100	UIDE_DATA<15..8>	L:S::710			(200)			100 MHZ
	UIDE_DATA<7>	U51_V1:RP19_3::600 MIL			(200)			100.0 MHZ
	UIDE_DATA<6..0>	L:S::600			(200)			100 MHZ
	UIDE_ADDR<2..0>	L:S::650			(200)			100 MHZ
	UIDE_RST_L	L:S::400 MIL			(200)			100.0 MHZ
	UIDE_DIOW_L	L:S::400 MIL			(200)			100.0 MHZ
	UIDE_DIOR_L	L:S::600 MIL		10 MIL SPACING	(200)			100.0 MHZ
	UIDE_DMACK_L	L:S::400 MIL			(200)			100.0 MHZ
	UIDE_CS0_L	L:S::500 MIL			(200)			100.0 MHZ
	UIDE_CS1_L	L:S::500 MIL			(200)			100.0 MHZ
	UIDE_DMARQ	L:S::400 MIL			(200)			100.0 MHZ
	UIDE_IOCHRDY	L:S::600 MIL		10 MIL SPACING	(200)			100.0 MHZ
	UIDE_INTRQ	L:S::400 MIL			(200)			100.0 MHZ
	HD_DATA<15..0>	L:S:5000:6500	7		(200)			100 MHZ
	HD_ADDR<2..0>	L:S:5000:6500	7		(200)			100 MHZ
	HD_RESET_L	L:S:4000 MIL:6000 MIL			(200)			100.0 MHZ
	HD_DIOW_L	L:S:3000 MIL:5200 MIL			(200)			100.0 MHZ
	HD_DIOR_L	L:S:6100 MIL:6150 MIL		10 MIL SPACING	(200)			100.0 MHZ
	HD_DMACK_L	L:S:4500 MIL:6000 MIL			(200)			100.0 MHZ
	HD_CS0_L	L:S:3000 MIL:6000 MIL			(200)			100.0 MHZ
	HD_CS1_L	L:S:3000 MIL:6000 MIL			(200)			100.0 MHZ
	HD_DMARQ	L:S:4500 MIL:6000 MIL			(200)			100.0 MHZ
	HD_IOCHRDY	L:S:6200 MIL:6300 MIL		10 MIL SPACING	(200)			100.0 MHZ
	HD_INTRQ	L:S:3000 MIL:5000 MIL						100.0 MHZ
EIDE INTREPID	EIDE_DATA<15..0>	L:S::850						33 MHZ
	EIDE_ADDR<2..0>	L:S::850						33 MHZ
	EIDE_CS0_L	L:S::850 MIL						33.00 MHZ
	EIDE_CS1_L	L:S::850 MIL						33.00 MHZ
	EIDE_RD_L	L:S::500 MIL						33.00 MHZ
	EIDE_WR_L	L:S::500 MIL						33.00 MHZ
	EIDE_IOCHRDY	L:S::500 MIL						33.00 MHZ
	EIDE_INT	L:S::500 MIL						33.00 MHZ
	EIDE_RST_L	L:S::500 MIL						33.00 MHZ
	EIDE_DMACK_L	L:S::500 MIL						33.00 MHZ
	EIDE_DMARQ	L:S::500 MIL						33.00 MHZ
OPTICAL	EIDE_OPTICAL_DATA<15..0>	L:S:4000:6000						33 MHZ
	EIDE_OPTICAL_ADDR<2..0>	L:S:4000:6000						33 MHZ
	EIDE_OPTICAL_CS0_L	L:S:4500 MIL:6500 MIL						33.00 MHZ
	EIDE_OPTICAL_CS1_L	L:S:4500 MIL:6500 MIL						33.00 MHZ
	EIDE_OPTICAL_READ_L	L:S:4500 MIL:6500 MIL						33.00 MHZ
	EIDE_OPTICAL_WR_L	L:S:4500 MIL:6500 MIL						33.00 MHZ
	EIDE_OPTICAL_IOCHRDY	L:S:4500 MIL:6500 MIL						33.00 MHZ
	EIDE_OPTICAL_INT	L:S:5000 MIL:7000 MIL						33.00 MHZ
	EIDE_OPTICAL_RST_L	L:S:4500 MIL:6500 MIL						33.00 MHZ
	EIDE_OPTICAL_DMAACK_L	L:S:4500 MIL:6500 MIL						33.00 MHZ
	EIDE_OPTICAL_DMA_RQ	L:S:4500 MIL:6500 MIL						33.00 MHZ
ETHERNET MII	ENET_LINK_RXD<7..0>	L:S:8000:9000	7	(400)		(400)		
	ENET_RX_DV	L:S:8000 MIL:9000 MIL						
	ENET_RX_ER	L:S:8000 MIL:9000 MIL						
	ENET_PHY_TXD<7..0>	L:S:8000:9000	7	(400)		(400)		
	ENET_LINK_TXD<7..0>	L:S::600						
	ENET_PHY_TX_ER	L:S:8000 MIL:9000 MIL						
	ENET_LINK_TX_ER	L:S::400 MIL						
	ENET_PHY_TX_EN	L:S:8000 MIL:9000 MIL						
	ENET_LINK_TX_EN	L:S::400 MIL						
	ENET_MDIO	L:S:8000 MIL:9000 MIL						
	ENET_MDC	L:S:8000 MIL:9000 MIL						
	ENET_COL	L:S:8000 MIL:9000 MIL						
	ENET_CRS	L:S:8000 MIL:9000 MIL						
FIREWIRE MII	FW_LINK_DATA<7..0>	L:S:2700:3500	7	(400)		(400)		
	FW_PHY_DATA<7..0>	L:S:4700:5500	7	(400)		(400)		
	FW_LINK_CNTL<1..0>	L:S:9000:10000						
	FW_PHY_CNTL<1..0>	L:S::300						
	FW_LINK_LREQ	L:S::300 MIL						
	FW_PHY_LREQ	L:S:8500 MIL:9500 MIL						
	FW_PINT	L:S:8500 MIL:9500 MIL						

NEED TO MATCH DELAY TO 250

TOTAL UIDE+HD SKEW <500MIL

PRIORITY: 4
PRIMARY LAYERS: 9
SECONDARY LAYERS: 4,7
GOAL: MINIMIZE TH VIAS

PRIORITY: 7
PRIMARY LAYERS: 4,7
SECONDARY LAYERS: 2,9

PRIORITY: 6
PRIMARY LAYERS: 4,7
SECONDARY LAYERS: 2,9

PRIORITY: 8
PRIMARY LAYERS: 4,7
SECONDARY LAYERS: 2,9

PRIORITY: 5
PRIMARY LAYERS: 4,7
SECONDARY LAYERS: 2,9

PRIORITY: 5
PRIMARY LAYERS: 4,7
SECONDARY LAYERS: 2,9

Differential Signals

GROUP	SIG_NAME	DIFFERENTIAL_PAIR	RELATIVE_PROPAGATION_DELAY	MAX_EXPOSED_LENGTH	NET_SPACING_TYPE	MAX_VIAS
FIREWIRE Zo = 110	FW_TPI0N	FW_TPI0	FW_TPI0:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING	
	FW_TPI0P	FW_TPI0	FW_TPI0:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING	
	FW_TPO0N	FW_TPO0	FW_TPO0:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING	
	FW_TPO0P	FW_TPO0	FW_TPO0:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING	
	FW_TPBI0N	FW_TPBI0	FW_TPBI0:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING	
	FW_TPBI0P	FW_TPBI0	FW_TPBI0:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING	
	FW_TPAO0N	FW_TPAO0	FW_TPAO0:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING	
	FW_TPAO0P	FW_TPAO0	FW_TPAO0:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING	
	FW_TPA1N	FW_TPA1	FW_TPA1:G:L:S:0 MIL:4%	500.0000	110 OHM SPACING	
	FW_TPA1P	FW_TPA1	FW_TPA1:G:L:S:0 MIL:4%	500.0000	110 OHM SPACING	
	FW_TPB1N	FW_TPB1	FW_TPB1:G:L:S:0 MIL:4%	500.0000	110 OHM SPACING	
	FW_TPB1P	FW_TPB1	FW_TPB1:G:L:S:0 MIL:4%	500.0000	110 OHM SPACING	
	FW_TPI1N	FW_TPI1	FW_TPI1:G:L:S:0 MIL:4%	500.0000	110 OHM SPACING	
	FW_TPI1P	FW_TPI1	FW_TPI1:G:L:S:0 MIL:4%	500.0000	110 OHM SPACING	
	FW_TPO1N	FW_TPO1	FW_TPO1:G:L:S:0 MIL:4%	500.0000	110 OHM SPACING	
	FW_TPO1P	FW_TPO1	FW_TPO1:G:L:S:0 MIL:4%	500.0000	110 OHM SPACING	
ETHERNET Zo = 100	MDI_P<0>	ENET_MDI0	ENET_MDI0:G:U43.29:J23.1:0 MIL:100 MIL		ENET 11 MIL SPACING	
	MDI_M<0>	ENET_MDI0	ENET_MDI0:G:U43.31:J23.2:0 MIL:100 MIL		ENET 11 MIL SPACING	
	MDI_P<1>	ENET_MDI1	ENET_MDI1:G:U43.33:J23.3:0 MIL:100 MIL		ENET 11 MIL SPACING	
	MDI_M<1>	ENET_MDI1	ENET_MDI1:G:U43.34:J23.4:0 MIL:100 MIL		ENET 11 MIL SPACING	
	MDI_P<2>	ENET_MDI2	ENET_MDI2:G:U43.39:J23.7:0 MIL:100 MIL		ENET 11 MIL SPACING	
	MDI_M<2>	ENET_MDI2	ENET_MDI2:G:U43.41:J23.8:0 MIL:100 MIL		ENET 11 MIL SPACING	
	MDI_P<3>	ENET_MDI3	ENET_MDI3:G:U43.42:J23.9:0 MIL:100 MIL		ENET 11 MIL SPACING	
	MDI_M<3>	ENET_MDI3	ENET_MDI3:G:U43.43:J23.10:0 MIL:100 MIL		ENET 11 MIL SPACING	
LVDS Zo = 100 LOWER	CLKLVDS_LN	CLKLVDS_L	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING 4	
	CLKLVDS_LP	CLKLVDS_L	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING 4	
	LVDS_L0N	LVDS_L0	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	
	LVDS_L0P	LVDS_L0	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	
	LVDS_L1N	LVDS_L1	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	
	LVDS_L1P	LVDS_L1	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	
	LVDS_L2N	LVDS_L2	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	
	LVDS_L2P	LVDS_L2	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	
UPPER	CLKLVDS_UN	CLKLVDS_U	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING 4	
	CLKLVDS_UP	CLKLVDS_U	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING 4	
	LVDS_U0N	LVDS_U0	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	
	LVDS_U0P	LVDS_U0	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	
	LVDS_U1N	LVDS_U1	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	
	LVDS_U1P	LVDS_U1	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	
	LVDS_U2N	LVDS_U2	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	
	LVDS_U2P	LVDS_U2	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	
TMDS Zo = 100	TMDS_CLKN	CLKTMDS	TMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING 5	
	TMDS_CLKP	CLKTMDS	TMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING 5	
	TMDS_DN<0>	TMDS_D0		500.0000	100 OHM SPACING 8	
	TMDS_DP<0>	TMDS_D0		500.0000	100 OHM SPACING 8	
	TMDS_DN<1>	TMDS_D1		500.0000	100 OHM SPACING 8	
	TMDS_DP<1>	TMDS_D1		500.0000	100 OHM SPACING 8	
	TMDS_DN<2>	TMDS_D2		500.0000	100 OHM SPACING 8	
	TMDS_DP<2>	TMDS_D2		500.0000	100 OHM SPACING 8	
	ATI_TMDS_CLKN	ATI_CLKTMDS	ATITMDS:G:L:S:0 MIL:50 MIL	200.0000	100 OHM SPACING 5	
	ATI_TMDS_CLKP	ATI_CLKTMDS	ATITMDS:G:L:S:0 MIL:50 MIL	200.0000	100 OHM SPACING 5	
	ATI_TMDS_DN<0>	ATI_TMDS_D0		200.0000	100 OHM SPACING 8	
	ATI_TMDS_DP<0>	ATI_TMDS_D0		200.0000	100 OHM SPACING 8	
	ATI_TMDS_DN<1>	ATI_TMDS_D1		200.0000	100 OHM SPACING 8	
	ATI_TMDS_DP<1>	ATI_TMDS_D1		200.0000	100 OHM SPACING 8	
	ATI_TMDS_DN<2>	ATI_TMDS_D2		500.0000	100 OHM SPACING 8	
	ATI_TMDS_DP<2>	ATI_TMDS_D2		500.0000	100 OHM SPACING 8	
USB 1.1 Zo = 90	USB_DEM	USB_DF	USB_DF:G:L:S:0 MIL:200 MIL		5.6 MIL SPACING	
	USB_DEP	USB_DF	USB_DF:G:L:S:0 MIL:200 MIL		5.6 MIL SPACING	
	USB_DFM	USB_DF	USB_DF:G:L:S:0 MIL:200 MIL		5.6 MIL SPACING	
	USB_DFP	USB_DF	USB_DF:G:L:S:0 MIL:200 MIL		5.6 MIL SPACING	
USB 2.0 Zo = 90	BT_USB_DM	BT_USB_D	BT_USB:G:L:S:0 MIL:200 MIL		5.6 MIL SPACING	
	BT_USB_DP	BT_USB_D	BT_USB:G:L:S:0 MIL:200 MIL		5.6 MIL SPACING	
	MODEM_USB_DM	MODEM_USB_D	MODEM_USB:G:L:S:0 MIL:200 MIL		5.6 MIL SPACING	
	MODEM_USB_DP	MODEM_USB_D	MODEM_USB:G:L:S:0 MIL:200 MIL		5.6 MIL SPACING	
	NEC_USB_DAM	USB_D1	USB_D1:G:L:S:0 MIL:20 MIL	500.0000	90 OHM SPACING	
	NEC_USB_DAP	USB_D1	USB_D1:G:L:S:0 MIL:20 MIL	500.0000	90 OHM SPACING	
	NEC_USB_DBM	USB_D2	USB_D2:G:L:S:0 MIL:20 MIL	500.0000	90 OHM SPACING	
	NEC_USB_DBP	USB_D2	USB_D2:G:L:S:0 MIL:20 MIL	500.0000	90 OHM SPACING	
POWER SUPPLIES	1772_CSSN	1772_CSS	1772_CSS:G:L:S:0 MIL:100 MIL			
	1772_CSSP	1772_CSS	1772_CSS:G:L:S:0 MIL:100 MIL			
	1772_CSIN	1772_CSI	1772_CSI:G:L:S:0 MIL:100 MIL			
	1772_CSIP	1772_CSI	1772_CSI:G:L:S:0 MIL:100 MIL			
	3V_SNSM	3V_SNS	3V_SNS:G:L:S:0 MIL:100 MIL			
	3V_SNSP	3V_SNS	3V_SNS:G:L:S:0 MIL:100 MIL			
	5V_SNSM	5V_SNS	5V_SNS:G:L:S:0 MIL:100 MIL			
	5V_SNSP	5V_SNS	5V_SNS:G:L:S:0 MIL:100 MIL			
THERMOSTAT	THERM1_DM		THERM1:G:L:S:0 MIL:100 MIL			
	THERM1_DP		THERM1:G:L:S:0 MIL:100 MIL			
	THERM2_DM		THERM2:G:L:S:0 MIL:100 MIL			
	THERM2_DP		THERM2:G:L:S:0 MIL:100 MIL			
	THERM1_M_DM	THERM1_MAIN	THERM1_MAIN:G:L:S:0 MIL:100 MIL			
	THERM1_M_DP	THERM1_MAIN	THERM1_MAIN:G:L:S:0 MIL:100 MIL			
	THERM2_M_DM	THERM2_MAIN	THERM2_MAIN:G:L:S:0 MIL:100 MIL			
	THERM2_M_DP	THERM2_MAIN	THERM2_MAIN:G:L:S:0 MIL:100 MIL			
	THERM1_A_DM	THERM1_ALT	THERM1_ALT:G:L:S:0 MIL:100 MIL			
	THERM1_A_DP	THERM1_ALT	THERM1_ALT:G:L:S:0 MIL:100 MIL			
	THERM2_A_DM	THERM2_ALT	THERM2_ALT:G:L:S:0 MIL:100 MIL			
	THERM2_A_DP	THERM2_ALT	THERM2_ALT:G:L:S:0 MIL:100 MIL			

PRIORITY: 3
PRIMARY LAYERS: 4,7 FOR CONTROLLED IMPEDANCE DIFF PAIRS
SECONDARY LAYERS: 2,9 FOR UNCONTROLLED IMPEDANCE DIFF PAIRS

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3MIL (TRACE WIDTH)
S = 11MIL (TRACE SEPERATION)
H = 16.8MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)

Zo(diff) = 106.2 OHMS
Zo(single) = 55.4 OHMS

Clear adjacent power plane!
Zo will be lower due to asymmetric stackup.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.1MIL (TRACE WIDTH)
S = 4.9MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)

Zo(diff) = 94 OHMS
Zo(single) = 50 OHMS

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.9MIL (TRACE WIDTH)
S = 5.6MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)

Zo(diff) = 89.8 OHMS
Zo(single) = 46.6 OHMS

LAYERS 2 OR 9

SIGNAL CONSTRAINTS - PAGE 2

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D | DRAWING NUMBER 051-6653 | REV. C

SCALE NONE | SHT 37 OF 44

POWER NET CONSTRAINTS

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
MAIN/SLEEP	+24V_PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39
	+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39
	+5V_MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39
	+5V_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39
	+3V_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	23 39
	+3V_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	39
	+3V_PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39
	+2_5V_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39
	+2_5V_SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1_8V_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	39
	+1_8V_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1_5V_MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1_5V_SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1_5V_LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1_5V_SLEEP_VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
ADAPTER	+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	30 31 39
	L631 +ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	30 38
	+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	30 38
	+ADAPTER_SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	30
BATTERY CHARGER	+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	30 39
	BATT_NEG	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	30 39
	1772_DCIN	VOLTAGE=24V	MIN_LINE_WIDTH=10		30
	1772_LX	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	30
	+BATT_14V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	30
	+BATT_24V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	30
	+BATT_RSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	30
	+BATT_VSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	30
	1772_LDO	VOLTAGE=5.4V	MIN_LINE_WIDTH=10		30
	1772_DLOV	VOLTAGE=5.4V	MIN_LINE_WIDTH=10		30
PMU	1772_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10		30
	+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10		31
	+ADAPTER_OR_BATT	VOLTAGE=24V	MIN_LINE_WIDTH=10		31
	+4_85V_RAW	VOLTAGE=4.85V	MIN_LINE_WIDTH=10		29 31
	+4_6V_BU	VOLTAGE=4.6V	MIN_LINE_WIDTH=10		31 32
	+4_85V_ESR	VOLTAGE=4.85V	MIN_LINE_WIDTH=10		31
	+3V_PMU_ESR	VOLTAGE=3.3V	MIN_LINE_WIDTH=10		31
	+3V_PMU_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=10		25 29
MISC HD	+5V_HD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	24 32
	+HD_LOGIC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	24
TRACKPAD	+5V_TPAD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=10		23 39
HALL EFFECT	+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10		23 39
VIDEO	+14V_INV	VOLTAGE=14V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	22 39
	+5V_INV_UF_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	22
	+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	22 39
	+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	22 39
	+5V_DDC_SLEEP_UF	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	22
	+3V_LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10	22 39
	+3V_LCD_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	22
	GPU_TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25		22
	GPU_TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25		22
	TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25		22 39
	TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25		22 39
AUDIO	L335 +5V_MAIN_AUD	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	25 32
	L336 +3V_MAIN_AUD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	25 32
	L338 AUD_GND	VOLTAGE=0V	MIN_LINE_WIDTH=50		25
FAN	L339 +FAN_PWR	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	25 39
	FAN1_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39
	FAN2_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39

I/O AREA	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	IN	
INVERTER	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	IN	
	CHGND1				
TRACKPAD	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	IN	
	CHGND2				
LVDS	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	IN	
	CHGND3				
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	IN	
	CHGND4				

ENET_CTAP_CHGND VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
CPU	CPU_VCORE_SLEEP	VOLTAGE=1.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	5 6 33 39
	CPU_AVDD	VOLTAGE=1.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	5
	MAXBUS_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	5 6 7 8 15 16 33
	L562 CPU_AVDD_VIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	5
	L563 CPU_AVDD_VOUT	VOLTAGE=1.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	5
DDR RAM	DDR_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10		11
INTREPID	L533 +2_5V_INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	9 10 15 16
	+3V_INTREPID_USB	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	14
PLLS	+1_5V_INTREPID_PLL	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	8 12 14
	+1_5V_INTREPID_PLL1	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	14
	+1_5V_INTREPID_PLL2	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	14
	+1_5V_INTREPID_PLL3	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	14
	+1_5V_INTREPID_PLL4	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	14
	+1_5V_INTREPID_PLL5	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	12
	+1_5V_INTREPID_PLL6	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	12
	+1_5V_INTREPID_PLL7	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	8
	+1_5V_INTREPID_PLL8	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	14
REFERENCE	INT_MEM_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10		9
	INT_AGP_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10		12 19
	INT_MEM_REF_H	VOLTAGE=0V	MIN_LINE_WIDTH=10		9
	VIDE_REF	VOLTAGE=0V	MIN_LINE_WIDTH=8		13
AIRPORT	+3V_AIRPORT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39
CARDBUS	L585 +3V_SLEEP_PCCARD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	18
	+VCC_CBUS_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	18
	+VPP_CBUS_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	18
ATI M11	GPU_VCORE	VOLTAGE=1.2V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	19 20 39
	+3V_GPU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	12 19 20 21
	+3V_GPU_FLT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	21
	+2_5V_GPU	VOLTAGE=2.5V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	GPU_MEM_IO	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	19 21
	GPU_MEM_IO_FLT	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	21
	+2_5V_GPU_MEMCORE	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	21
	+1_8V_GPU	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	19 20 21
	+1_5V_AGP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	12 15 16 19 20 21
	+2_5V_GPU_PNLIO	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	21
	+1_8V_ATI_PVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	20 21
	+1_5V_AGP_GPU	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	21
	+1_5V_GPU_VDD15	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	20
	+1_8V_GPU_PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	21
	+1_8V_GPU_VDDDI	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	21
	GPU_VCORE_VDDCI	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	19
	+2_5V_GPU_A2VDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	21
	+1_8V_GPU_AVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	21
	+1_8V_GPU_PNLPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	21
	+1_8V_GPU_PNLIO	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	21
	+2_5V_GPU_MCLK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	21
	+1_8V_GPU_AVDDQ	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	21
	+1_8V_GPU_MEMPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	21
	+3V_ATI_OSC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	19
	+3V_ATI_SS	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	19
	+GPU_VDD15_UF	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	20
	L534 +2_5V_SLEEP_NECK1	VOLTAGE=2.5V	MIN_LINE_WIDTH=10		20
	L534 +3V_SLEEP_NECK	VOLTAGE=3V	MIN_LINE_WIDTH=10		34
	L534 +1_5V_AGP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10		20
	L535 +1_8V_PVDD_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10		20
	L535 GPU_VCORE_NECK	VOLTAGE=1.2V	MIN_LINE_WIDTH=10		20
	L535 +GPU_VDD15_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10		20
	L535 +2_5V_SLEEP_NECK2	VOLTAGE=2.5V	MIN_LINE_WIDTH=10		34
	L535 +1_8V_SLEEP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10		34
	L535 +1_5V_SLEEP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10		34
	L536 +1_8V_ATI_TPVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	21
	L536 +1_8V_GPU_TP_PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	21
ETHERNET 88E1111	+2_5V_MARVELL	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	26
	+2_5V_MARVELL_AVDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	26
	+1_0V_MARVELL	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	26
	LTC3405_SW	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	26
NEC USB2.0	L541 +3V_NEC_VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	17
	L541 NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	17
FW	L542 LM2594_IN	VOLTAGE=33V	MIN_LINE_WIDTH=40	MIN_NECK_WIDTH=12	27
	L543 +FW_PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	28
	+FW_SW	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	28
	L544 +FW_AMP_SENSE	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_PWR_OR	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	27 28
	L545 +FW_PWR1	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	28
	+FW_VP0	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	28 39
	+FW_VP1	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	28 39
	+3V_FW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	27 28
	+3V_FW_UF	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	27
	+3V_FW_AVDD_PORT2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	27
	+3V_FW_AVDD_PORT1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	27
	+3V_FW_AVDD_PORT0	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	27
	+3V_FW_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	27
	+1_95V_FW_DVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	27
	+1_95V_FW_DVDD_RX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	27
	+1_95V_FW_DVDD_TX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	27
	+1_95V_FW_DVDD_PORT1	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	27
	+1_95V_FW_PLLVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	27
	+1_95V_FW_PLL400VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	27
	+1_95V_FW_PLL500VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	27
	FW_VGND0	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	28
	L541 FW_VGND1	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	28
	L585 FW_VDD_ON	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
LTC1625 14V SWITCHER	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10		31
	1625_VSW	VOLTAGE=14V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	31
	+PBUS_JUMPER	VOLTAGE=14V	MIN_LINE_WIDTH=10		
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10		31
	1625_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10		31
	1625_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10		31
	1V20_REF	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	30 31
LTC3707 5V SWITCHER	3707_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	32
	5V_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	32
	5V_RSNS	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	32
	+5V_MAIN_JUMPER	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
3V SWITCHER	3V_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	32
	3V_RSNS	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	32
	+3V_MAIN_JUMPER	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	3707_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10		32
MAX1715 2.5V SWITCHER	2_5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	34
	2_5V_LX_F	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	2_5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	34
	2_5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	34
	2_5V_DH	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	34
	2_5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	34
1.65V SWITCHER	1_5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8		34
	1_5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	34
	1_5V_LX_F	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	1_5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	34
	1_5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	34
	1_5V_DH	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	34
	1_5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	34
CONTROL	1_5V_ILIM		MIN_LINE_WIDTH=8		34
	2_5V_ILIM		MIN_LINE_WIDTH=8		34
	MAX1715_TON		MIN_LINE_WIDTH=8		34
	MAX1715_SKIP		MIN_LINE_WIDTH=8		34
	MAX1715_REF	VOLTAGE=2.0V	MIN_LINE_WIDTH=8		34
	MAX1715_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	34
	MAX1715_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	34
MAX1717	VCORE_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	33
	VCORE_LX	VOLTAGE=1.4V	MIN_LINE_WIDTH=200	MIN_NECK_WIDTH=10	33
	VCORE_DH		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	33
	VCORE_DL		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	33
	VCORE_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	33
	VCORE_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	33
	VCORE_ILIM		MIN_LINE_WIDTH=8		33
	VCORE_REF		MIN_LINE_WIDTH=8		33
	VCORE_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8		33
	VCORE_CC		MIN_LINE_WIDTH=8		33
	VCORE_FB	VOLTAGE=1.4V	MIN_LINE_WIDTH=8		33 39
	VCORE_TIME		MIN_LINE_WIDTH=8		33
	VCORE_VGATE		MIN_LINE_WIDTH=8		14 33
	VCORE_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30		33
	VCORE_GNDSNS	VOLTAGE=0V	MIN_LINE_WIDTH=8		33
	VCORE_SNS	VOLTAGE=1.4V	MIN_LINE_WIDTH=8		33
	VCORE_GNDDIV	VOLTAGE=0V	MIN_LINE_WIDTH=8		33
	L431 VCORE_GNDA	VOLTAGE=0V	MIN_LINE_WIDTH=10		33
LTC1778	1778_VIN	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	20
	1778_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	20
	1778_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	20
	1778_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	20
	1778_BST_RC	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	20
	1778_TG		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	20
	1778_BG		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	20
	GPU_VCORE_SW	VOLTAGE=1.2V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	20
	GPU_VCORE_SW_F	VOLTAGE=1.2V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	1778_ION		MIN_LINE_WIDTH=8		20
	1778_ITH		MIN_LINE_WIDTH=8		20
	1778_ITH_RC		MIN_LINE_WIDTH=8		20
	1778_VFB		MIN_LINE_WIDTH=8		20 39
	1778_FCB		MIN_LINE_WIDTH=8		20
	1778_VRNG		MIN_LINE_WIDTH=8		20
LTC3411	LTC3411_VCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	34
	LTC3411_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	34
	1_8V_SW	VOLTAGE=1.8V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	34
	1_8V_SW_F	VOLTAGE=1.8V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	1_8V_VFB		MIN_LINE_WIDTH=8		34
	LTC3411_ITH_RC		MIN_LINE_WIDTH=8		34
	LTC3411_ITH		MIN_LINE_WIDTH=8		34
	LTC3411_SYNC		MIN_LINE_WIDTH=8		34
	LTC3411_SHDN		MIN_LINE_WIDTH=8		34
LTC1962 INT PLLS	LTC1962_INT_VIN		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	14
CY28512D LMU CONN	L368 +3V_MAIN_SSCG	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	L368 +3V_MAIN_LMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	23
OPT DRIVER	L367 +5V_SLEEP_OPT	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	24

SIGNAL CONSTRAINTS - PAGE 3

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 38 OF 44	

FUNCTIONAL TEST POINTS

PROBES ARE ON BOTTOM SIDE. MINIMUM PAD/HOLE SIZE IS 25 MIL.
FUNC_TEST IS ONLY PROPERTY USED BY THE TOOLS. FUNC_QTY IS FOR REFERENCE AND LISTS THE NUMBER OF TEST POINTS ON THAT NET AND WITHIN THAT GROUP/CONNECTOR.
FUNC_DIST IS SIMILARLY USED TO DEFINE MAXIMUM DISTANCE FROM A CONNECTOR.

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST	
SCAN/TEST	JTAG_ASIC_TMS	TRUE			13 26
	JTAG_ASIC_TDI	TRUE			13
	JTAG_ASIC_TDO_TP	TRUE			26
	JTAG_ASIC_TCK	TRUE			13 26
	JTAG_ASIC_TRST_L	TRUE			13 26
	CPU_CHKSTP_OUT_L	TRUE			5
	CPU_SRESET_L	TRUE			5
	CPU_HRESET_L	TRUE			5 6 7
	JTAG_CPU_TMS	TRUE			5 6
	JTAG_CPU_TDI	TRUE			5 6
	JTAG_CPU_TDO_TP	TRUE			5
	JTAG_CPU_TCK	TRUE			5 6
	JTAG_CPU_TRST_L	TRUE			5 6
	INT_JTAG_TEI	TRUE			13
	INT_TST_MONIN_PD	TRUE			13
	INT_TST_MONOUT_TP	TRUE			13
	INT_TST_PLLEN_PD	TRUE			13
INT I2C	INT_I2C_CLK0	TRUE			6 11 13 23
	INT_I2C_DATA0	TRUE			6 11 13 23
	INT_I2C_CLK1	TRUE			13 14 25
	INT_I2C_DATA1	TRUE			13 14 25
PWR/GND	+PBUS	TRUE			38
	+24V_PBUS	TRUE			38
	GPU_VCORE	TRUE			19 20 38
	1778_VFB	TRUE			20 38
	CPU_VCORE_SLEEP	TRUE			5 6 33 38
	VCORE_FB	TRUE			33 38
	+1_8V_MAIN	TRUE			38
	+2_5V_MAIN	TRUE			38
	+5V_MAIN	TRUE	2		38 39
	+5V_SLEEP	TRUE	2		38 39
	+3V_MAIN	TRUE	4		23 38
		TRUE		1000	IN
	+3V_PMU	TRUE			38
CARDBUS	CBUS_DET_1_L	TRUE		2000	18
	CBUS_DET_2_L	TRUE		2000	18
DVI	TMDS_DN<0..2>	TRUE		1000	19 22 37
	TMDS_DP<0..2>	TRUE		1000	19 22 37
	TMDS_CONN_CLKN	TRUE		1000	22 36
	TMDS_CONN_CLKP	TRUE		1000	22 36
	VGA_R	TRUE		1000	22
	VGA_G	TRUE		1000	22
	VGA_B	TRUE		1000	22
	VGA_HSYNC	TRUE		1000	22
	VGA_VSYNC	TRUE		1000	22
	DVI_DDC_CLK_UF	TRUE		1000	22
	DVI_DDC_DATA_UF	TRUE		1000	22
	DVI_HPD_UF	TRUE		1000	22
	+5V_DDC_SLEEP	TRUE		2000	22 38
		TRUE	2	2000	IN
CHGND1		TRUE	6	1000	IN
LVDS	LVDS_L0N	TRUE		1000	20 22 37
	LVDS_L0P	TRUE		1000	20 22 37
	LVDS_L1N	TRUE		1000	20 22 37
	LVDS_L1P	TRUE		1000	20 22 37
	LVDS_L2N	TRUE		1000	20 22 37
	LVDS_L2P	TRUE		1000	20 22 37
	CLKLVDS_LN	TRUE		1000	20 22 37
	CLKLVDS_LP	TRUE		1000	20 22 37
	LVDS_DDC_CLK	TRUE		1000	20 22
	LVDS_DDC_DATA	TRUE		1000	20 22
	+3V_LCD	TRUE	2	2000	22 38
	+3V_SLEEP	TRUE		2000	38 39
		TRUE	2	2000	IN
CHGND4		TRUE	6	1000	IN
INVERTER	+14V_INV	TRUE		2000	22 38
	+5V_INV_SW	TRUE		2000	22 38
	BRIGHT_PWM	TRUE		2000	22
	INV_GND	TRUE		2000	22
		TRUE		1000	IN
S-VIDEO	TV_C	TRUE		2000	22
	TV_Y	TRUE		2000	22
	TV_COMP	TRUE		2000	22
	TV_GND1	TRUE		2000	22 38
	TV_GND2	TRUE		2000	22 38
LIO	INT_I2S0_SND_TO_DAC	TRUE		1000	14 25
	INT_I2S0_SND_LRCLK	TRUE		1000	14 25
	INT_I2S0_SND_MCLK	TRUE		1000	14 25 35
	INT_I2S0_SND_SCLK	TRUE		1000	14 25
	INT_I2S0_SND_FROM_ADC	TRUE		1000	14 25
	SND_HP_MUTE_L	TRUE		1000	14 25
	SND_AMP_MUTE	TRUE		1000	25
	SND_HW_RESET_L	TRUE		1000	14 25
	SND_HP_SENSE_L	TRUE		1000	14 25
	SND_LIN_SENSE_L	TRUE		1000	14 25
	INT_I2C_CLK2	TRUE		1000	14 25
	INT_I2C_DATA2	TRUE		1000	14 25
	ADAPTER_DET	TRUE		1000	25 29
	CHARGE_LED_L	TRUE		1000	25 29
	NEC_LUSB_OCI_UF	TRUE		1000	17 25
	NEC_LUSB_PPON	TRUE		1000	17 25
	+5V_MAIN	TRUE	2	2000	38 39
	+5V_SLEEP	TRUE	2	3000	38 39
	+3V_SLEEP	TRUE		2000	38 39

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST	
USB	NEC_USB_DAM	TRUE			17 25 37
	NEC_USB_DAP	TRUE			17 25 37
	NEC_USB_DBM	TRUE			17 25 37
	NEC_USB_DBP	TRUE			17 25 37
	BT_USB_DM	TRUE			14 25 37
	BT_USB_DP	TRUE			14 25 37
	MODEM_USB_DM	TRUE			14 25 37
	MODEM_USB_DP	TRUE			14 25 37
	NEC_RUSB_PPON	TRUE			17 25
	NEC_RUSB_OCI_UF	TRUE			17 25
RT. USB WIRELESS	PCI_AD<0..31>	TRUE		1000	9 12 17 18 24 37
	PCI_FRAME_L	TRUE		1000	12 17 18 24 37
	PCI_TRDY_L	TRUE		1000	12 17 18 24 37
	PCI_IRDY_L	TRUE		1000	12 17 18 24 37
	PCI_DEVSEL_L	TRUE		1000	12 17 18 24 37
	PCI_STOP_L	TRUE		1000	12 17 18 24 37
	PCI_PAR	TRUE		1000	12 17 18 24 37
	AIRPORT_PCI_REQ_L	TRUE		1000	12 24
	AIRPORT_PCI_GNT_L	TRUE		1000	12 24
	AIRPORT_PCI_INT_L	TRUE		1000	14 24
	MAIN_RESET_L	TRUE		1000	14 17 18 19 24 29
	CLK33M_AIRPORT	TRUE		1000	12 24 35
	PMU_PME_L	TRUE		1000	14 17 24 29
	ROM_ONBOARD_CS_L	TRUE		1000	9
	ROM_OE_L	TRUE		1000	9 12
	ROM_CS_L	TRUE		1000	9 12
	ROM_RW_L	TRUE		1000	9 12
	RF_DISABLE_L	TRUE		1000	24
	AIRPORT_CLKRUN_L	TRUE		1000	24
	+3V_AIRPORT	TRUE	4	2000	38
		TRUE	6	1000	IN
OPTICAL	EIDE_OPTICAL_DATA<0..15>	TRUE		2000	24 37
	EIDE_OPTICAL_DMA_RQ	TRUE		2000	24 37
	EIDE_OPTICAL_READ_L	TRUE		2000	24 37
	EIDE_OPTICAL_DMAACK_L	TRUE		2000	24 37
	EIDE_OPTICAL_ADDR<0..2>	TRUE		2000	24 37
	EIDE_OPTICAL_CS0_L	TRUE		2000	24 37
	EIDE_OPTICAL_CS1_L	TRUE		2000	24 37
	EIDE_OPTICAL_RST_L	TRUE		2000	24 37
	EIDE_OPTICAL_WR_L	TRUE		2000	24 37
	EIDE_OPTICAL_IOCHRDY	TRUE		2000	24 37
	EIDE_OPTICAL_INT	TRUE		2000	24 37
TRACKPAD	+5V_TPAD_SLEEP	TRUE		3000	23 38
	TPAD_F_TXD	TRUE		3000	23
	TPAD_F_RXD	TRUE		3000	23
	LID_CLOSED_L	TRUE		3000	23
	+3V_HALL_EFFECT	TRUE		3000	23 38
	SOFT_PWR_ON_L	TRUE		3000	22 23 29 33
MODEM/ SERIAL	COMM_RESET_L	TRUE		4000	14 25
	COMM_SHUTDOWN	TRUE		4000	14 25
	COMM_RING_DET_L	TRUE		4000	14 25 29
	COMM_TXD_L	TRUE		4000	14 25
	COMM_TRXC	TRUE		4000	14 25
	COMM_GPIO_L	TRUE		4000	14 25
	COMM_DTR_L	TRUE		4000	14 25
	COMM_RTS_L	TRUE		4000	14 25
	COMM_RXD	TRUE		4000	14 25
KEYBOARD	KBD_ID	TRUE		3000	23 29
	KBD_INTL	TRUE		3000	23
	KBD_JIS	TRUE		3000	23
	KBD_CAPSLOCK_LED	TRUE		3000	23
	KBD_NUMLOCK_LED	TRUE		3000	23
	KBD_FUNCTION_L	TRUE		3000	23 29
	KBD_COMMAND_L	TRUE		3000	23 29
	KBD_OPTION_L	TRUE		3000	23 29
	KBD_CONTROL_L	TRUE		3000	23 29
	KBD_SHIFT_L	TRUE		3000	23 29
	KBD_X<0..9>	TRUE		3000	23 29
	KBD_Y<0..7>	TRUE		3000	23 29
BATTERY	+BATT_POS	TRUE	(100 MIL PROBE PREFERRED)	1000	30 38
	BATT_NEG	TRUE	(100 MIL PROBE PREFERRED)	1000	30 38
	BATT_CLK	TRUE		1000	30
	BATT_DATA	TRUE		1000	30
	PMU_BATT_DET_L	TRUE		1000	29 30
FANS	+FAN_PWR	TRUE		3000	25 38
	FAN1_TACH	TRUE		3000	25
	FAN2_TACH	TRUE		3000	25
	FAN1_GND	TRUE		3000	38
	FAN2_GND	TRUE		3000	38
ETHERNET	MDI_P<0..3>	TRUE		1000	26 37
	MDI_M<0..3>	TRUE		1000	26 37
FIREWIRE	FW_TPO0P	TRUE		1000	27 28 37
	FW_TPO0N	TRUE		1000	27 28 37
	FW_TPO0R	TRUE		1000	28
	FW_TPI0P	TRUE		1000	27 28 37
	FW_TPI0N	TRUE		1000	27 28 37
	+FW_VP0	TRUE		1000	28 38
	FW_VGND	TRUE		1000	39

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST	
FIREWIRE (CONT.)	FW_TPO1P	TRUE		1000	28 37
	FW_TPO1N	TRUE		1000	28 37
	FW_TPI1P	TRUE		1000	28 37
	FW_TPI1N	TRUE		1000	28 37
	+FW_VP1	TRUE		1000	28 38
	FW_VGND	TRUE		1000	39
DC PWR IN	+ADAPTER	TRUE	3 (100 MIL PROBE PREFERRED)	1000	30 31 38
LMU/ALS	ST7_SLEEP_LED_H	TRUE			23
	PMU_SLEEP_LED	TRUE			23
	PMU_LID_CLOSED_L	TRUE			23 29
	LMU_DETECT	TRUE			23
		TRUE	6	1000	IN
MISC.			(100 MIL PROBE PREFERRED)		
	SLEEP_LED	TRUE			23
	PMU_KB_RESET_L	TRUE			29
	SLEEP	TRUE			23 25 29 32 34
	PMU_CPU_HRESET_L	TRUE			6 29
	BB_RESET_L	TRUE			6
	+3V_PMU_RESET	TRUE			29 33

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D | DRAWING NUMBER 051-6653 | REV. C
SCALE NONE | SHT 39 OF 44

REVISION HISTORY

Proto/EVT Release

10/27/03 - 1. Schematic originated from Q16 MLB

11/10/03 - 1. Replace U56 symbol
2. Connect OVDDSENSE to MAXBUS_SLEEP
3. Modify SRW0, SRW1 and TABTRY0 connection
4. Connect VDDLEAK_EN to CPU_VCORE_SLEEP(PAGE 5)
5. Connect SENSEVDD to CPU_VCORE_SLEEP
6. Connect SENSEGND to GND
7. Add 4 pcs 0 ohm resistor for AMD BootRom issue (R1,R194,R236,R271)
8. Connect TEMP_ANODE and TEMP_CATHODE to ADT7460
9. Modify CPU PLL config
10. Add 0 ohm resistor on CG_FSEL Interpid side(R450)
11. Replace U47 SYM001
12. Change R743 from 2m ohm to 1m ohm
13. Change R744,C781,C780,C783,C787,C802 from 220uF to 330uF
14. Change R748 from 410 ohm to 10 ohm

12/01/03 - 1. Modify CPU_VCORE setting.

12/02/03 - 1. Modify CPU_BTR CPU_VCORE VID setting

12/05/03 - 1. Add CPU_AVDD LDO (Page 5)
2. Change Q45 and Q41 to IRF7805 (376S0035)
3. Change Q47 and Q42 to IRF7811W (376S0104)
4. Change R402 and R409 to 4.7ohm resistors
5. Connect INT_TDO from intrepid to Cypress Chip PD* (U31)

12/12/03 - 1. Add R468 and R601 for MAX1715 2.5V adjust
2. Modify CPU_VCORE setting to Motorola new spec
3. Modify LDO power sequence

12/16/03 - 1. Add 10K pull down for INT_TDO on page 13

12/17/03 - 1. Change LDO Vin from +3V_MAIN to +3V_SLEEP
2. Connect INT_TDO from Intrepid to Marvell 88E1111(U43)
3. Add R755,R756,R758,R759 for power rail

DVT Release (Rev. 02)

01/30/04 - 1. Add Soft_Modem(Pin#14) 10K pull-up at J15.7 (Pg 25)
2. Add Bom Table for R87 2.21K Ohm Vcore offset (Pg 33)

02/04/04 - 1. C811 change to 4.7uF per MOT A7PM requirement (Pg 5)
2. NO STUFF R236,R1,R271&R194 to remove PCI stub (Pg 9)

DVT Release (Rev. 03)

02/12/04 - 1. CPU VCore adjustment for V1.1 A7PM CPU (Pg 33)
2. CPU AVDD adjustment for V1.1 A7PM CPU (Pg 5)
3. ATI INT. TMDS termination change to 0 ohm, Qty:8 (Pg 20)
4. AGP 1/O VREF voltage divider chagne to both 1K ohm (Pg 12)

DVT Release (Rev. 04)

02/13/04 - 1. INT. TMDS Termination change to 2* 49.9ohm = 100ohm (Pg 20)

PVT Release (Rev. A)

03/11/04 - 1. INT. TMDS Termination change to 2* 75 ohm = 150ohm (except CLK pair) (Pg 20)
2. USB series termination near NEC PHY change to 47 ohm (Pg 17)

PVT Release (Rev. A - 051-6570)

04/02/04 - 1. USB series termination near NEC PHY change to 43.2 ohm (Pg 17)

Production Release (Rev. A - 051-6653)

04/09/04 - 1. Updated to Apollo 7PM rev 1.1.1 part numbers (Pg 5)
04/09/04 - 2. Updated to production BootROM part number (Pg 9)

Production Release (Rev. B - 051-6653)

04/30/04 - 1. Updated to Fast Intrepid part for 6A ReadMacro Delay value (Pg 8-15)
04/30/04 - 2. Add ATI M11 A16 parts as alternative for A15 parts (Pg 19-21)
04/30/04 - 3. Use new VGA filter to remove ghost image on external VGA display (Pg 22)

Production Release (Rev. C - 051-6653)

05/27/04 - 1. Updated BOM : 113S0006 -> 113S1000
05/27/04 - 2. Updated BOM : 132S0020 -> 132S0100

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D | DRAWING NUMBER 051-6653 | REV. C

SCALE NONE | SHT 40 44

8 7 6 5 4 3 2 1

D C B A

*** Signal Cross-Reference for the entire design ***

+1.0V_MARVELL 26D2< 38B3<
+1.5V_AGP 12B5< 12D1< 12D4< 15D6< 16C8<
19C6< 19D6< 20A8< 20B4< 20D5<
21B6< 21D6< 38C3<
+1.5V_AGP_GPU 21C5< 38C3<
+1.5V_AGP_NECK 20B4< 38B3<
+1.5V_GPU_VDD15 20D3< 38C3<
+1.5V_INTREPID_PLL 8D6< 12D4< 12D8< 14D6<> 38D3>
+1.5V_INTREPID_PLL1 14C3< 38D3<
+1.5V_INTREPID_PLL2 14D3< 38D3>
+1.5V_INTREPID_PLL3 14D3< 38D3>
+1.5V_INTREPID_PLL4 14D3< 38D3>
+1.5V_INTREPID_PLL5 12D3< 38D3>
+1.5V_INTREPID_PLL6 12D6< 38D3>
+1.5V_INTREPID_PLL7 8D5< 38D3>
+1.5V_INTREPID_PLL8 14D3< 38C3>
+1.5V_LDO 38D6<
+1.5V_MAIN 38D6>
+1.5V_SLEEP 38D6>
+1.5V_SLEEP_NECK 38D2< 38B3>
+1.5V_SLEEP_VIN 38D6>
+1.5V_ATI_PVDD 20C5< 21B6< 21D6<> 38C3>
+1.5V_ATI_TPVDD 21D2<> 38B3>
+1.8V_GPU 19A8< 19C2<> 20D7< 21A2< 21A6<
21B1< 21B6< 21C6< 21D6< 21D8< 38C3>
+1.8V_GPU_AVDD 21D5< 38B3>
+1.8V_GPU_AVDDQ 21D4< 21D7< 38B3>
+1.8V_GPU_DVDD 21C4< 38B3>
+1.8V_GPU_MEMPLL 21B5< 38B3>
+1.8V_GPU_PLL 21D3< 38C3>
+1.8V_GPU_PNLIO 21A5< 38B3>
+1.8V_GPU_PNLPLL 21B5< 38D7>
+1.8V_GPU_TP_PLL 21B5< 21D1< 38B3>
+1.8V_GPU_VDDCI 21C7< 21D4< 38C3>
+1.8V_MAIN 38D6<>
+1.8V_PVDD_NECK 20B5<> 38B3>
+1.8V_SLEEP 38D6>
+1.8V_SLEEP_NECK 34D2<> 38B3>
+1.95V_FW_DVDD 27C4< 27C7<> 27D5< 38A3>
+1.95V_FW_DVDD_PORT1 27D6< 38A3>
+1.95V_FW_DVDD_RX0 27C5< 38A3>
+1.95V_FW_DVDD_TX0 27C5< 38A3>
+1.95V_FW_PLL400DD 27C4< 38A3>
+1.95V_FW_PLL500VDD 27D4< 38A3>
+1.95V_FW_PLLVDD 27D4< 27D6<> 38A3>
+2.5V_CG_MAIN 34C6<
+2.5V_GPU 38C3>
+2.5V_GPU_A2VDD 21D4< 21D7< 38B3>
+2.5V_GPU_MCKC 21C7< 21D4< 38B3>
+2.5V_GPU_MEMCORE 21C5< 38C3>
+2.5V_GPU_VDDC 21D3< 38C3>
+2.5V_INTREPID 9A7< 16D3< 16D6< 18D6< 18D8< 15D6<
16B8< 38D3>
+2.5V_MAIN 38D6< 39C6>
+2.5V_MARVELL 26B6< 26C4<> 38B3>
+2.5V_MARVELL_AVDD 26C4< 38B3>
+2.5V_SLEEP 38D6>
+2.5V_SLEEP_NECK1 20C4<> 38B3>
+2.5V_SLEEP_NECK2 20D5<> 38B3>
+3V_AIRPORT 38C3> 39C3>
+3V_ATI_OSC_SLEEP 19B2< 38B3>
+3V_ATI_SS 12D1< 38B3>
+3V_CG_PLL_MAIN 14C6<
+3V_FW 27A3< 27D7<> 28D5< 38A3>
+3V_FW_AVDD 27C6< 38A3>
+3V_FW_AVDD_PORT0 27C6< 38A3>
+3V_FW_AVDD_PORT1 27C6< 38A3>
+3V_FW_AVDD_PORT2 27D6< 38A3>
+3V_FW_ESD 28B4<> 28D3<>
+3V_FW_ESD_ILIM 28D6<
+3V_FW_UF 27D7<> 38A3>
+3V_GPU 12D1< 18B6< 19C6< 19C8< 19D6<
20C4< 20C5< 20C7< 20D7< 21A6< 21B1<
38C3>
+3V_GPU_FLT 21B2< 38C3>
+3V_HALL_EFFECT 23B4<> 38B6> 39B3>
+3V_INTREPID_USB 13B7<> 38C3>
+3V_LCD 22B4<> 38B6> 39B6>
+3V_LCD_SW 22B4<> 38B6>
+3V_MAIN 22B4<> 38D6> 39C6>
+3V_MAIN_AUD 25C6<> 32C1<> 38B6>
+3V_MAIN_JUMPER 38D1>
+3V_MAIN_LMU 23D7<> 38A1>
+3V_MAIN_SSCG 38A1>
+3V_MIC_VDD 17B3< 17D7< 17D7< 38A3>
+3V_PMU 38D6> 39C6>
+3V_PMU_AVCC 25B4< 25D6<> 38C6>
+3V_PMU_ESR 31A2< 38C6>
+3V_PMU_RESET 29B7< 33A4<> 39C1>
+3V_SI_AVCC 38A5>
+3V_SI_PLLVCC 19D3<
+3V_SI_VCC 19D3<
+3V_SLEEP 38D6< 39A6> 39B6>
+3V_SLEEP_NECK 34D1< 38B3>
+3V_SLEEP_PCARD 18B7< 38C3>
+3V_SLP_OK_L 32B4<>
+3V_SLP_ON 32A5<>
+4.0V_BU 31B5< 32B7< 38C6>
+4.85V_ESR 31A4< 38C6>
+4.85V_RAW 29A5< 31B4<> 38C6>
+5V_DDC_SLEEP 22D5< 22D5<> 38B6> 39B6>
+5V_DDC_SLEEP_UF 22D6< 38B6>
+5V_HD_SLEEP 24D1<> 32A7< 38C6>
+5V_INV_SW 22B2< 38B6> 39A6>
+5V_INV_UF_SW 22B2<> 38B6>
+5V_MAIN 22B4<> 38A6> 39C6>
+5V_MAIN_AUD 25C6<> 32C8<> 38B6>
+5V_MAIN_JUMPER 38D1>
+5V_SLEEP 38A6> 39A6> 39C6>
+5V_SLEEP_OPT 24B5<> 38A1>
+5V_TPAD_SLEEP 24B6<> 38B6> 39B3>
+14V_INV 22B2< 38B6> 39B6>
+24V_PBUS 38D6> 39C6>
+ADAPTER 38D6<> 39A7< 38C6> 39D1>
+ADAPTER_ILIM 31A6< 38C6>
+ADAPTER_OR_BATT 31A5<> 38C6>
+ADAPTER_SENSE 30B4<> 38C6>
+ADAPTER_SW 38D5<> 38C6> 38C6>
+BATT 38A6> 39C6>
+BATT_14V_FUSE 38D1<> 38C6>
+BATT_24V_FUSE 38B1< 38D2<> 38C6>
+BATT_POS 38A4<> 38B6> 39A3>
+BATT_RSNS 38B2< 38C6>
+BATT_VSNS 38A4< 38C6>
+FAN_PWR 25A3< 25A4< 38B6> 39A3>
+FW_AMP_SENSE 38A3>
+FW_PBUS 28D7<> 38A3>
+FW_PWR1 28C5< 38A3>
+FW_PWR_OR 27B4< 27D6<> 28D5<> 38A3>
+FW_SW 28D5<> 38A3>
+FW_VP0 28C1<> 38A3> 39A3>
+FW_VP1 28C1<> 38A3> 39D1>
+GPU_VDD15_NECK 20B5<> 38B3>
+GPU_VDD15_UF 20B5<> 20D4<> 38B3>
+HD_LOGIC_SLEEP 38C6>
+PBUS 38D6> 39C6>
+PBUS_JUMPER 38D1>
+VCC_CBUS_SW 18B1<> 18B2<> 18D2<> 38C3>
+VPP_CBUS_SW 18B1<> 18B2<> 18D2<> 38C3>
1V2B_REF 30C7< 31C6< 38D1>
1V65_REF 30A5<
1_5V_BOOST 34C6<> 38C1>
1_5V_BST 34C5<> 38C1>
1_5V_DH 34C5<> 38C1>
1_5V_DL 34B5<> 38C1>
1_5V_FB 34B5< 34B7< 38C1>
1_5V_ILIM 34C5< 38C1>
1_5V_LX 34B6< 38C1>
1_5V_LX_F 38C1>
1_5V_SLEEP_EN_L 34C7<> 34D7<>
1_8V_PVDD_STD 18D7<
1_8V_SLEEP_PWREN_L 34A3<>
1_8V_SW 34A5<> 38A1>
1_8V_SW_F 38A1>
1_8V_TPVDD_STD 21D1<
1_5V_VFB 34A5<> 38A1>
2_5V_BOOST 34C4<> 38D1>
2_5V_BST 34C4<> 38D1>
2_5V_DH 34C3<> 38D1>
2_5V_DL 34B3<> 38C1>
2_5V_FB 34B4<
2_5V_ILIM 34C5<> 38C1>
2_5V_LX 34B3<> 38D1>
2_5V_LX_F 38D1>
2_5V_SLEEP_PWREN_L 34C2<>
3V_5V_OK 32A6> 34A8< 34D6<

3V_BG 32C4<>
3V_BOOST 32C4<>
3V_BOOST_ESR 32D3<>
3V_ITH 32C4<>
3V_ITH_RC 32C3<
3V_PMU_VTAP 31B3<
3V_RSNS 32D2< 38D1>
3V_RUNSS 32C4<>
3V_SLEEP_PWREN_L 32B3<>
3V_SNSM 32C4< 37A2>
3V_SNSP 32C4< 37A2>
3V_SW 32C4< 38D1>
3V_TG 32C4<>
3V_VOSNS 32C5<>
3V_BOOST_ESR 32D6<>
5V_HD_PWREN 32B3<>
5V_ITH 32C5<>
5V_ITH_RC 32C6<
5V_RSNS 32D7< 38D1>
5V_RUNSS 32C5<>
5V_SLEEP_PWREN 32A8<>
5V_SNSM 32C5< 37A2>
5V_SNSP 32C5< 37A2>
5V_SW 32C5< 38D1>
5V_TG 32C5<>
5V_VOSNS 32C5<>
16Z5_BG 31C5<>
16Z5_BST 31C5<>
16Z5_BST_ESR 31C5<>
16Z5_COMP 38D2< 31C6<
16Z5_DIV 31C8<
16Z5_ENABLE 31D7<>
16Z5_ENABLE_L 31D5<>
16Z5_EXTVCC 31D5<> 38D1>
16Z5_FCB 31C6<>
16Z5_INTVCC 31B5< 38D1>
16Z5_RUNSS 31C6<
16Z5_SGND 31B7<> 38D1>
16Z5_TG 31C5<>
1725_VFB 31B5<>
1725_VIN 31D6< 38D1>
1725_VSW 31C4< 38D1>
1772_ACIN 38B5<
1772_ACOK_L 30B5<> 30C4<>
1772_BST 30B4<>
1772_BST_ESR 30C4<
1772_CCI 30B5<>
1772_CCS 30B5<
1772_CCV 30B5<>
1772_CCV_RC 30B5<
1772_CELLS 30B4<>
1772_CLS 30A4<
1772_CSIN 30B4<> 37A2>
1772_CSIP 30B4<> 37A2>
1772_CSSN 30C5< 37A2>
1772_CSSP 30C5< 37A2>
1772_DCIN 30B6< 38C6>
1772_DHI 30B4<>
1772_DLO 30B4<>
1772_DLOV 30B4<> 38C6>
1772_GND 30A5< 38C6>
1772_ICHG 38B5<
1772_ICTL 30B5<>
1772_HDF 30B5<
1772_LDO 30C4< 38C6>
1772_LX 30B4< 38C6>
1772_REF 30B5<>
1772_VCTL 30B5<
1778_BG 20A5<> 38B1>
1778_BST 20A5< 38B1>
1778_BST_RC 20A5< 38B1>
1778_FCB 20A6< 38B1>
1778_GND 20A6< 20A7<> 38B1>
1778_ION 20A5< 38B1>
1778_ITH 20A6<> 38B1>
1778_ITH_RC 20A7< 38B1>
1778_SHDN_L 20A6<>
1778_TG 20A5<> 38B1>
1778_VCC 20A5< 38B1>
1778_VFB 20A2< 20A5< 38B1> 39C6>
1778_VIN 20A5< 38B1>
1778_VRNG 20A6< 38B1>
3405_MODE 26D5<>
3405_VFB 26D4<>
3707_FCB 32D5<>
3707_FSET 32C5<
3707_INTVCC 32D4<> 38D1>
3707_SGND 32B5<> 38D1>
3707_STBY 32C5<>
A29_CLS_ADJ 38A5<>
A29_CURRENT_ADJ 30C4<>
A29_DETECT 29A2< 38A5<> 30C4<>
A29_DET_L 29A3< 38A5<
A29_DET_REF 29A4<
A2_DIV 30B7<
AC_ENABLE_GATE 30D6<>
AC_ENABLE_L 30C5<>
AC_GTR_18V 30C3<>
AC_IN 26B8<> 28C8< 29B3< 30C5<> 30C6<>
AC_IN_FW_CNTL 28C7<>
AC_IN_L 30C2<> 30C6<>
AC_IN_L_RC 30C2<>
ADAPTER_DET 25B8<> 29A4< 39A6>
ADAPTER_I_REG 36D3<>
ADT7460_ADR_ENABLE_L 25B3<>
ADT7460_TACH1_FB 25B2<>
ADT7460_THERM_L 25B2< 25B3<>
ADT7460_VCORE 25C4<
ADT7460_VCORE_MON 5C8<> 25B4<>
AGP8X_DET_PU 19C6<>
AGP_ADD<0> 12D2<> 19C7<>
AGP_AD<15..0> 37D5>
AGP_AD<1> 12C2<> 19C7<>
AGP_AD<2> 12C2<> 19C7<>
AGP_AD<3> 12C2<> 19C7<>
AGP_AD<4> 12C2<> 19C7<>
AGP_AD<5> 12C2<> 19C7<>
AGP_AD<6> 12C2<> 19C7<>
AGP_AD<7> 12C2<> 19C7<>
AGP_AD<8> 12C2<> 19C7<>
AGP_AD<9> 12D2<> 19C7<>
AGP_AD<10> 12C2<> 19C7<>
AGP_AD<11> 12C2<> 19C7<>
AGP_AD<12> 12C2<> 19C7<>
AGP_AD<13> 12C2<> 19C7<>
AGP_AD<14> 12C2<> 19C7<>
AGP_AD<15> 12C2<> 19C7<>
AGP_AD<16> 12C2<> 19C7<>
AGP_AD<31..16> 37D5>
AGP_AD<17> 12C2<> 19C7<>
AGP_AD<18> 12C2<> 19C7<>
AGP_AD<19> 12C2<> 19C7<>
AGP_AD<20> 12C2<> 19C7<>
AGP_AD<21> 12C2<> 19C7<>
AGP_AD<22> 12C2<> 19C7<>
AGP_AD<23> 12C2<> 19C7<>
AGP_AD<24> 12C2<> 19C7<>
AGP_AD<25> 12C2<> 19C7<>
AGP_AD<26> 12C2<> 19D7<>
AGP_AD<27> 12B2<> 19D7<>
AGP_AD<28> 12B2<> 19D7<>
AGP_AD<29> 12B2<> 19D7<>
AGP_AD<30> 12B2<> 19D7<>
AGP_AD<31> 12B2<> 19D7<>
AGP_AD_STB<0> 12A2<> 12B2< 19D6<> 37D5>
AGP_AD_STB<1> 12A2<> 12B2< 19D6<> 37D5>
AGP_AD_STB_L<0> 12A2<> 12B2< 19D6<> 37D5>
AGP_AD_STB_L<1> 12A2<> 12A2<> 19D6<> 37D5>
AGP_AT1_INT_L 14B5<> 19B7<>
AGP_AT1_RESET_L 19B7<
AGP_AT1_VREF 19B7<
AGP_AT1_VREFG 19B7<
AGP_BUSY_L 12C4<> 12D2< 19D6>
AGP_CBE<0> 12B2< 19B7<>
AGP_CBE<1..0> 37D5>
AGP_CBE<1> 12B2< 19B7<>
AGP_CBE<2> 12B2< 19B7<>
AGP_CBE<3..2> 37D5>
AGP_CBE<3> 12B2< 19B7<>
AGP_DEVSEL_L 12B2< 12C2< 19B7<> 37D5>
AGP_FRAME_L 12B2< 12C2< 19B7<> 37D5>
AGP_GNT_L 12C2< 12D2<> 19B7< 37D5>
AGP_IRDY_L 12B2< 12C2< 19B7<> 37D5>
AGP_PAR 12B2< 19B7> 37D5>
AGP_PIPE_L 12A2<> 12B2<
AGP_RBF_L 12A2<> 12C2< 19C6> 37C5>

AGP_REQ_L 12C2< 12D2<> 19B7<> 37D5>
AGP_SBA<0> 12B2< 19C6>
AGP_SBA<7..0> 37D5>
AGP_SBA<1> 12B2<> 19C6>
AGP_SBA<2> 12B2<> 19C6>
AGP_SBA<3> 12B2<> 19C6>
AGP_SBA<4> 12B2<> 19C6>
AGP_SBA<5> 12B2<> 19C6>
AGP_SBA<6> 12B2<> 19C6>
AGP_SBA<7> 12B2<> 19C6<>
AGP_SB_STB 12B2< 12B2<> 19C6<> 37D5>
AGP_SB_STB_L 12A2<> 12C2<> 19C6<> 37D5>
AGP_ST<0> 12A2<> 19C6<
AGP_ST<1> 12A2<> 19C6<
AGP_ST<2> 12A2<> 19C6<
AGP_STOP_L 12C2< 12C2< 19B7<> 37D5>
AGP_STP_L 19C6<
AGP_SUS_STAT_L_PU 19C6<
AGP_TRDY_L 12B2<> 12C2< 19B7<> 37D5>
AGP_WBF_L 12A4<> 12B2< 19B7>
AIRPORT_CLKRUN_L 24C6<> 39C3>
AIRPORT_IDSEL 24C5<>
AIRPORT_PCI_GNT_L 12D7<> 24D5<> 39C3>
AIRPORT_PCI_INT_L 14B5<> 14D7< 24D5<> 39C3>
AIRPORT_PCI_REQ_L 12A7< 12D7<> 24D6<> 39C3>
ATI_AGP_FBSKEW<0> 20C2< 20C7<>
ATI_AGP_FBSKEW<1> 20C2< 20C7<>
ATI_BUS_CFG<0> 20B2< 20C7<>
ATI_BUS_CFG<1> 20B2< 20C7<>
ATI_BUS_CFG<2> 20B2< 20C7<>
ATI_CLK27M_IN 19A2< 20B7< 35B1>
ATI_CLK27M_OSC 19A2< 35B1<
ATI_CLK27M_OSC_SS 19A1< 19A4< 35B1>
ATI_DBI_HI_PU 19C6<>
ATI_DBI_LO_PU 19C6<>
ATI_DVDD<0> 19B4< 20D7<>
ATI_DVDD<11..0> 36C1>
ATI_DVDD<1> 19B4< 20D7<>
ATI_DVDD<2> 19B4< 20D7<>
ATI_DVDD<3> 19B4< 20D7<>
ATI_DVDD<4> 19B4< 20D7<>
ATI_DVDD<5> 19B4< 20D7<>
ATI_DVDD<6> 19B4< 20D7<>
ATI_DVDD<7> 19B4< 20D7<>
ATI_DVDD<8> 19B3< 20D7<>
ATI_DVDD<9> 19B3< 20D7<>
ATI_DVDD<10> 19B3< 20D7<>
ATI_DVDD<11> 19B3< 20D7<>
ATI_DVDD_DE 19B3< 20C7<> 36C1>
ATI_DVDVMODE 21A3<
ATI_DVO_CLKP 20C7<> 36C1>
ATI_DVO_HSYNC 19B3< 20C7<> 36C1>
ATI_DVO_VSYNC 19B3< 20C7<> 36C1>
ATI_GPIO7_SPN 20C7<>
ATI_GPIO8_PD 20C7<>
ATI_GPIO9_SPN 20C7<>
ATI_GPIO10_SPN 20C7<>
ATI_GPIO11_SPN 20C7<>
ATI_GPIO12_SPN 20C7<>
ATI_GPIO13_SPN 20C7<>
ATI_HSYNC 20D5>> 22D8<
ATI_HSYNC_BUF 22D8<>
ATI_MEMTEST 19A6<>
ATI_MEMVMODE0 19A7<
ATI_MEMVMODE1 19A7<
ATI_PLLVDD 21D6<>
ATI_R2SET 20D6<>
ATI_RSET 20D6>
ATI_RSTB_MSK 19C6<>
ATI_SSCLK_IN 19A2< 20B7<> 35B1>
ATI_SSCLK_UF 20B5> 35B1>
ATI_TESTEN 20B7<
ATI_TMDS_CLKN 20B7> 20B8< 37B2>
ATI_TMDS_CLKP 20B7> 20B8< 37B2>
ATI_TMDS_DN<0> 20B7> 20B7< 37B2>
ATI_TMDS_DN<1> 20B7> 20B8< 37B2>
ATI_TMDS_DN<2> 20B7> 20B7< 37B2>
ATI_TMDS_DP<0> 20B7> 20B7< 37B2>
ATI_TMDS_DP<1> 20B7> 20B8< 37B2>
ATI_TMDS_DP<2> 20B7> 20B7< 37B2>
ATI_TPVDD_BYP 21D1<>
ATI_VSYNC 20D5<> 22D8<
ATI_VSYNC_BUF 22D8<>
ATI_XICLK_SKEW<0> 20C2< 20C7<>
ATI_XICLK_SKEW<1> 20B2< 20C7<>
AUD_GND 20C6> 38B6>
AUDWIN_PU 20C6>
AUXWIN_PU 20C6>
BATTY_HIGH 30B7<>
BATTY_LOW 30B8<>
BAT_14PBUS_EN 30C1<>
BAT_24PBUS_EN 30C2<>
BAT_24V_GATE 30C1<>
BAT_CLK 30A4<> 39A3>
BAT_DATA 30A4<> 39A3>
BAT_GND 30A5<>
BAT_LOW 30A6<>
BAT_LOW_L 30B6<>
BAT_NEG 30A4<> 38C6> 39A3>
BBANG_HRESET_L 6A2< 6B3<>
BBANG_JTAG_TCK 6A4< 6B2<> 6C2<
BBANG_TCK_EN 6B2<>
BB_EEPR_ADDR 6C2< 6D3<
BB_EEPR_WP_PD 6D2<>
BB_MISO 6B3<> 6C2<
BB_MOSI 6B3<> 6C2<
BB_RESET_L 6C3< 39C1>
BB_SCK 6B3<> 6C2<
BB_XTAL1_SPN 6C3<>
BFR_TDO 6B4< 6C2<>
BKFD_PROT_EN_L 30C5<>
BKFD_PROT_GATE 30D5<>
BRIGHT_PWM 22A2<> 39A6>
BRIGHT_PWM_UF 22A2<>
BT_USB_EN 24D6<> 25D8<> 37B2> 39D3>
BT_USB_OP 14C1< 25D8<> 37B2> 39D3>
CAPSLOCK_LED 23C3<
CAPSLOCK_LED_L 23C3< 29C7<
CBUS_ADDR<0> 18B1< 18B4>
CBUS_ADDR<1> 18B1< 18B4>
CBUS_ADDR<2> 18B1< 18B4>
CBUS_ADDR<3> 18B1< 18B4>
CBUS_ADDR<4> 18B1< 18B4>
CBUS_ADDR<5> 18B1< 18B4>
CBUS_ADDR<6> 18B1< 18B4>
CBUS_ADDR<7> 18B1< 18B4>
CBUS_ADDR<8> 18B1< 18B4>
CBUS_ADDR<9> 18B1< 18B4>
CBUS_ADDR<10> 18B4> 18C1<>
CBUS_ADDR<11> 18B1< 18B4>
CBUS_ADDR<12> 18B1< 18B4>
CBUS_ADDR<13> 18B1< 18B4>
CBUS_ADDR<14> 18B1< 18B4>
CBUS_ADDR<15> 18B1< 18B4>
CBUS_ADDR<16> 18B1< 18B4>
CBUS_ADDR<17> 18B1< 18B4>
CBUS_ADDR<18> 18B2< 18B4>
CBUS_ADDR<19> 18A4> 18B2<>
CBUS_ADDR<20> 18A4> 18B2<>
CBUS_ADDR<21> 18A4> 18B2<>
CBUS_ADDR<22> 18A4> 18B2<>
CBUS_ADDR<23> 18A4> 18B2<>
CBUS_ADDR<24> 18A4> 18B2<>
CBUS_ADDR<25> 18A4> 18B2<>
CBUS_ADDR_16_UF 18B5<>
CBUS_BVDD 18B2< 18C4<
CBUS_BVDD_L 18B2< 18C4<
CBUS_CE1_L 18C1< 18C4<
CBUS_CE2_L 18C3< 18C4<
CBUS_DATA<0> 18A1< 18A4<>
CBUS_DATA<1> 18A1< 18A4<>
CBUS_DATA<2> 18A1< 18A4<>
CBUS_DATA<3> 18A4< 18C1<>
CBUS_DATA<4> 18A4< 18C1<>
CBUS_DATA<5> 18A4< 18C1<>
CBUS_DATA<6> 18A4< 18C1<>
CBUS_DATA<7> 18A5< 18C1<>
CBUS_DATA<8> 18A2< 18A4<>
CBUS_DATA<9> 18A2< 18A4<>
CBUS_DATA<10> 18A2< 18A4<>
CBUS_DATA<11> 18A4< 18C2<>
CBUS_DATA<12> 18A4< 18C2<>
CBUS_DATA<13> 18A4< 18C2<>
CBUS_DATA<14> 18A4< 18C2<>
CBUS_DATA<15> 18C2< 18C4< 39C6>
CBUS_DET_1_L 18A2< 18C4< 39C6>
CBUS_DET_2_L 18A2< 18C4< 39C6>

CBUS_INPACK_L 18B2<> 18B4<
CBUS_INT_L 14B5<> 14D7< 18A7<>
CBUS_IORD_L 18B2<> 18C4<>
CBUS_IOWR_L 18B2<> 18C4>
CBUS_MFUNC1_PD 18A7<> 18A7<
CBUS_MFUNC2_PD 18A7<> 18A7<
CBUS_MFUNC3_PD 18A7<> 18A7<
CBUS_MFUNC4_PD 18A7<> 18A7<
CBUS_MFUNC5_PD 18A7<> 18A7<
CBUS_MFUNC6_PD 18A7<> 18A7<
CBUS_OE_L 18B1<> 18C4<
CBUS_PCI_GNT_L 12C2< 19C6<> 37D5>
CBUS_PCI_IDSEL 18B7<
CBUS_PCI_REQ_L 12A7< 12D7<> 18A7>
CBUS_PCI_RESET_L 18A7<
CBUS_READY 18B1<> 18C4>
CBUS_REG_L 18B2<> 18C4>
CBUS_RESET_L 18B2<> 18C4>
CBUS_SUSPEND_PU 18A7> 18D7<
CBUS_VCCDQ_L 18C4<>
CBUS_VCCD_L 18C4<>
CBUS_VPPD0 18C4<>
CBUS_VPPD1 18C5>
CBUS_VS1 18B2<> 18C4<>
CBUS_VS2 18B2<> 18C4<>
CBUS_WAIT_L 18B2<> 18B4<
CBUS_WE_L 18B1<> 18C4>
CBUS_WP_L 18A1<> 18B4<
CG_ADDRSEL 14B7<
CG_CLKOUT 14B6<>
CG_FSEL 14B7< 14C5<>
CG_FSEL_INT 14C5<>
CG_LOCK 14B7<>
CG_RESET_L 14B7<
CG_SYSCLK_EN 19D5<>
CHARGE_DISABLE 30A7<>
CHARGE_LED_L 25D6<> 29C6<> 29D7< 39A6>
CLK10M_PMU_XIN 29B6<
CLK10M_PMU_XOUT 29B6<
CLK10M_PMU_XOUT_UF 29B7<
CLK18M_INT_EXT 14B6<> 35B1>
CLK18M_INT_XIN 14A5< 35B1>
CLK18M_INT_XOUT 14A5<> 35B1>
CLK18M_XTAL_IN 14A5< 35B1>
CLK25M_ENET_XIN 16A7<
CLK25M_ENET_XOUT 26A7<>
CLK25M_XTAL_IN 26A7<>
CLK32K_PMU_XIN 29B3<>
CLK32K_PMU_XOUT 29B3<>
CLK32K_PMU_XOUT_UF 29B2<>
CLK33M_AIRPORT 12D6< 24D5<> 35C1> 39C3>
CLK33M_AIRPORT_UF 12C7<> 35C1>
CLK33M_CBUS 12D6< 18A7< 35C1>
CLK33M_CBUS_UF 12C7<> 35C1>
CLK33M_NEC 12C8< 17B7< 35C1>
CLK33M_NEC_UF 12C7<> 35C1>
CLK66M_AGP_1_5V_TP 12C4>
CLK66M_GPU_AGP 12C6< 19B7< 35C1>
CLK66M_GPU_AGP_UF 12C7<> 35C1>
CLKENET_LINK_GBE_REF 13C5< 26C8< 35B1>
CLKENET_LINK_GTX 13C5<> 35B1>
CLKENET_LINK_RX 13D5< 26C8< 35B1>
CLKENET_LINK_TX 13D5< 26D8< 35A1>
CLKENET_PHY_GBE_REF 26C7>> 35B1>
CLKENET_PHY_GTX 13C6< 26C7< 35A1>
CLKENET_PHY_RX 13C7>> 35B1>
CLKENET_PHY_TX 26D7>> 35A1>
CLKFW_LINK_CLKN 13C3>> 35A1>
CLKFW_LINK_PCLK 13C3>> 27C3> 35A1>
CLKFW_PHY_LCLK 13C2< 27B7< 35A1>
CLKFW_PHY_PCLK 27B4> 27C4< 35A1>
CLKLVDS_LN 20B5> 22A4<> 37C2> 39B6>
CLKLVDS_LP 20B5> 22A4<> 37C2> 39B6>
CLKLVDS_UN 20B5> 22A4<> 37C2>
CLKLVDS_UP 20B5> 22A4<> 37C2>
COMM_DTR_L 14C2> 25C1<> 39B3>
COMM_GPIO_L 14C2< 25C2>> 39B3>
COMM_RESET_L 14C5<> 25C4<> 39B3>
COMM_RING_DET_L 14B5> 14C7< 25C3<> 39B3>
COMM_RTS_L 14C2> 25C1<> 39B3>
COMM_RXD 14C2<> 25C1<> 39B3>
COMM_SHUTDOWN 14C5<> 25D5> 39B3>
COMM_SHUTDOWN_PU 25C4<>
COMM_TRXC 14C2<> 25C2<> 39B3>
COMM_TXD_L 14C2<> 25C2>> 39B3>
COMM_RC 31C6<
CPU_AACK_L 5A7< 8B5<> 8C2< 36D5>
CPU_ADDR<0> 5C7< 8D5<>
CPU_ADDR<1> 5C7< 8D5<>
CPU_ADDR<2> 5C7< 8D5<>
CPU_ADDR<3> 5C7< 8D5<>
CPU_ADDR<4> 5C7< 8D5<>
CPU_ADDR<5> 5C7< 8C5<>
CPU_ADDR<6> 5C7< 8C5<>
CPU_ADDR<7> 5C7< 8C5<>
CPU_ADDR<8> 5C7< 8C5<>
CPU_ADDR<9> 5C7< 8C5<>
CPU_ADDR<10> 5B7< 8C5<>
CPU_ADDR<11> 5B7< 8C5<>
CPU_ADDR<12> 5B7< 8C5<>
CPU_ADDR<13> 5B7< 8C5<>
CPU_ADDR<14> 5B7< 8C5<>
CPU_ADDR<15> 5B7< 8C5<>
CPU_ADDR<16> 5B7< 8C5<>
CPU_ADDR<17> 5B7< 8C5<>
CPU_ADDR<18> 5B7< 8C5<>
CPU_ADDR<19> 5B7< 8C5<>
CPU_ADDR<20> 5B7< 8C5<>
CPU_ADDR<21> 5B7< 8C5<>
CPU_ADDR<22> 5B7< 8C5<>
CPU_ADDR<23> 5B7< 8C5<>
CPU_ADDR<24> 5B7< 8C5<>
CPU_ADDR<25> 5B7< 8C5<>
CPU_ADDR<26> 5B7< 8C5<>
CPU_ADDR<27> 5B7< 8C5<>
CPU_ADDR<28> 5B7< 8C5<>
CPU_ADDR<29> 5B7< 8C5<>
CPU_ADDR<30> 5B7< 8C5<>
CPU_ADDR<31> 5B7< 8C5<>
CPU_DATA<32> 6C8< 8C3< 8D8<

CPU_DATA<32..63> 36D5>
CPU_DATA<33> 6C8< 8C3<> 8D8<
CPU_DATA<34> 6C8< 8C3<> 8D8<
CPU_DATA<35> 6C8< 8C3<> 8D8<
CPU_DATA<36> 6B8< 8C3<> 8D8<
CPU_DATA<37> 6B8< 8C3<> 8D8<
CPU_DATA<38> 6B8< 8C3<> 8D8<
CPU_DATA<39> 6B8< 8C3<> 8D8<
CPU_DATA<40> 6B8< 8B3<> 8C8<
CPU_DATA<41> 6B8< 8B3<> 8C8<
CPU_DATA<42> 6B8< 8B3<> 8C8<
CPU_DATA<43> 6B8< 8B3<> 8C8<
CPU_DATA<44> 6B8< 8B3<> 8C8<
CPU_DATA<45> 6B8< 8B3<> 8C8<
CPU_DATA<46> 6B8< 8B3<> 8B8<
CPU_DATA<47> 6B8< 8B3<> 8B8<
CPU_DATA<48> 6B8< 8A8< 8B3<>
CPU_DATA<49> 6B8< 8A8< 8B3<>
CPU_DATA<50> 6B8< 8A8< 8B3<>
CPU_DATA<51> 6B8< 8A8< 8B3<>
CPU_DATA<52> 6B8< 8A8< 8B3<>
CPU_DATA<53> 6B8< 8A8< 8B3<>
CPU_DATA<54> 6B8< 8A8< 8B3<>
CPU_DATA<55> 6B8< 8A8< 8B3<>
CPU_DATA<56> 6B8< 8B3< 8B3<>
CPU_DATA<57> 6B8< 8B3< 8B3<>
CPU_DATA<58> 6B8< 8B3< 8B3<>
CPU_DATA<59> 6B8< 8B3< 8B3<>
CPU_DATA<60> 6B8< 8B3< 8B3<>
CPU_DATA<61> 6B8< 8B3< 8B3<>
CPU_DATA<62> 6A8< 8B3< 8B3<>
CPU_DATA<63> 6A8< 8B3< 8B3<>
CPU_DBG_L 5C3< 8A3<> 8C2< 36D5>
CPU_DRDY_L 5C3> 8A3< 8C2< 36D5>
CPU_DTI#<0> 5C3< 8A3<>
CPU_DTI#<2> 5C3< 8A3<>
CPU_EDTI 5A2< 5C3<
CPU_EMODE0_L 5A6< 7A4<
CPU_EMODE1_L 5A3< 5C2<
CPU_GBL_L 5A7<> 8B5<> 36D5>
CPU_HIT_L 5A7> 8B5<> 8C2< 36D5>
CPU_HRESET_INV 7A7<>
CPU_HREQ<0> 5C2< 6A1<> 7A5< 7A8< 39D6>
CPU_L1TSTCLK 5B2< 5B3<
CPU_L2TSTCLK 5B3< 5C2<
CPU_LSSD_MODE 5B2< 5C2<
CPU_MCP_L 5B3< 5D2<
CPU_PLL_CFG<0> 5C3< 7D3<
CPU_PLL_CFG<1> 5B3< 7D3<
CPU_PLL_CFG<2> 5C3< 7D3<
CPU_PLL_CFG<3> 5C3< 7D3<
CPU_PLL_CFG<4> 5C3< 7D3<>
CPU_PLL_CFGEXT 7D4<>
CPU_PLL_FS00 7C4<>
CPU_PLL_FS01 7C4<
CPU_PLL_FS10 7C4<>
CPU_PLL_STOP_BASE 7C7<
CPU_PLL_STOP_QC 7C4<> 7C8<> 29B6<>
CPU_PLLBYP 13C5<> 35A1<
CPU_PULLDOWN 5A2< 5A3< 5A3< 5C7<>
CPU_PULLUP 5A3< 5C2<
CPU_QACK_L 5A3< 8B5<> 36D5>
CPU_QREQ_L 5B3> 8B5< 8C2< 36D5>
CPU_SHD0_L 5A7<> 5D2<
CPU_SHD1_L 5A7<> 5D2<
CPU_SMI_L 5B3< 5C2< 29C4<>
CPU_SRESET_L 5B2< 5B3< 5B6<> 39D6>
CPU_SRWK_L 5A3< 5C2<
CPU_TA_L 5B3< 8A3<> 8D2< 36D5>
CPU_TBEN 5B2< 5D2< 39D6>
CPU_TBST_L 5A7> 8B5<> 36D5>
CPU_TEA_L 5B3< 8A3<> 8C2< 36D5>
CPU_THERM_DM 6A6<> 25A6<
CPU_THERM_DP 6A6<> 25A6<
CPU_TSIZ<0> 36D5>
CPU_TSIZ<0..2> 36D5>
CPU_TSIZ<1> 5A7> 8B5<>
CPU_TSIZ<2> 5A7> 8B5<>
CPU_TS_L 5C7<> 8D2< 8D5<> 36D5>
CPU_TT<0> 5A7<> 8B5<>
CPU_TT<0..4> 36D5>
CPU_TT<1> 5A7<> 8B5<>
CPU_TT<2> 5A7<> 8B5<>
CPU_TT<3> 5A7<> 8B

```
PMU_AC_IN         29B4<>
PMU_BATT0_DET_L   29B4<>
PMU_BATT1_DET_L_PU  29B4<> 29D2<
PMU_BATT_DET_L    29B3< 29D2< 30A4<> 39A3>
PMU_BYTE          29B6< 29C7<
PMU_CAPSLOCK_LED_L  29C6<>
PMU_CHARGE_V      29C4<> 30B3<>
PMU_CHRG_BATT_0   29C4<> 30A3<>
PMU_CLK           14C2<> 29C4<>
PMU_CNVSS         29B6< 29C7<
PMU_CPU_HRESET_L  6A2< 6C3<> 29C4<> 39C1>
PMU_EPM           29C4<> 29D2<
PMU_FROM_INT      14C2<> 29C4<>
PMU_I2C_CLK       29B4<> 29C2<
PMU_I2C_DATA      29B4<> 29C2<
PMU_INT_L         14B5<> 14B7< 29B6<>
PMU_INT_NMI       14B5<> 14B7< 29D4<>
PMU_KB_RESET_IN1  29A7<>
PMU_KB_RESET_IN2  29A7<>
PMU_KB_RESET_L    29A6< 29B7< 39C1>
PMU_LID_CLOSED_L  23B3< 23D6<> 29B2< 29C4<> 39D1>
PMU_NMI_BUTTON_L  29C2< 29C4<>
PMU_NMI_L         29C2< 29C4<>
PMU_NUMLOCK_LED_L  29C6<>
PMU_OOPS          29B2< 29B4<>
PMU_PME_L         14A5<> 17A8< 24D5<> 29B2< 29C4<>
                  39C3>
PMU_POWERUP_OK    29B4<> 29D2<
PMU_POWER_UP_L    28C8<> 29C6<> 29D7< 32B8<
PMU_RBQ_L         14B7< 14C2> 29C4<>
PMU_RESET_BUTTON_L  23A7< 29C4<> 29D2<
PMU_RESET_L       29B6<>
PMU_SLEEP_LED     23C7<> 23D6<> 39D1>
PMU_SLEEP_LED_L   23C8<> 29C4<>
PMU_SMB_CLK       29B4<> 29C2< 30A3<
PMU_SMB_DATA      29B4<> 29C2< 30A2<
PMU_TO_INT        14C2<> 29C4<>
POWER_UP          28D7<>
POWER_VALID       29B2< 29C4<>
PWR_BUTTON_L      23A7< 23B4<>
RAM_ADDR<0>       9B4< 11B3<> 11B6<>
RAM_ADDR<12..0>  35A5>
RAM_ADDR<1>       9B4< 11B5<> 11B8<>
RAM_ADDR<2>       9B4< 11B3<> 11B6<>
RAM_ADDR<3>       9B4< 11B5<> 11B8<>
RAM_ADDR<4>       9B4< 11B3<> 11B6<>
RAM_ADDR<5>       9B4< 11B5<> 11B8<>
RAM_ADDR<6>       9B4< 11B3<> 11B6<>
RAM_ADDR<7>       9B4< 11B5<> 11B8<>
RAM_ADDR<8>       9B4< 11B3<> 11B6<>
RAM_ADDR<9>       9A4< 11B5<> 11B8<>
RAM_ADDR<10>      9A4< 11B5<> 11B8<>
RAM_ADDR<11>      9A4< 11B3<> 11B6<>
RAM_ADDR<12>      9A4< 11B5<> 11B8<>
RAM_BA<0>         9A4< 11B5<> 11B8<>
RAM_BA<1..0>      35A5>
RAM_BA<1>         9A4< 11B3<> 11B6<>
RAM_CAS_L         9A4< 11B3<> 11B6<> 35A5>
RAM_CKE<0>        9A4< 9C4< 11C6<>
RAM_CKE<3..0>     35A5>
RAM_CKE<1>        9A4< 9C4< 11C8<>
RAM_CKE<2>        9A4< 9C4< 11C3<>
RAM_CKE<3>        9A4< 9C4< 11C5<>
RAM_CS_L<0>       9C4< 11B8<>
RAM_CS_L<3..0>   35A5>
RAM_CS_L<1>       9C4< 11B6<>
RAM_CS_L<2>       9C4< 11B5<>
RAM_CS_L<3>       9C4< 11B3<>
RAM_DATA_A<0>     10C8<> 11D8<>
RAM_DATA_A<7..0>  35D5>
RAM_DATA_A<1>     10C8<> 11D8<>
RAM_DATA_A<2>     10C8<> 11D8<>
RAM_DATA_A<3>     10B8<> 11D8<>
RAM_DATA_A<4>     10B8<> 11D6<>
RAM_DATA_A<5>     10B8<> 11D6<>
RAM_DATA_A<6>     10B8<> 11D6<>
RAM_DATA_A<7>     10B8<> 11D6<>
RAM_DATA_A<8>     10B8<> 11D8<>
RAM_DATA_A<15..8>  35C5>
RAM_DATA_A<9>     10C7<> 11D8<>
RAM_DATA_A<10>    10C7<> 11D8<>
RAM_DATA_A<11>    10C7<> 11D8<>
RAM_DATA_A<12>    10C7<> 11D6<>
RAM_DATA_A<13>    10C7<> 11D6<>
RAM_DATA_A<14>    10C7<> 11D6<>
RAM_DATA_A<15>    10C7<> 11D6<>
RAM_DATA_A<16>    10C6<> 11D8<>
RAM_DATA_A<23..16>  35C5>
RAM_DATA_A<17>    10C6<> 11C8<>
RAM_DATA_A<18>    10C6<> 11C8<>
RAM_DATA_A<19>    10B6<> 11D6<>
RAM_DATA_A<20>    10B6<> 11D6<>
RAM_DATA_A<21>    10B6<> 11C6<>
RAM_DATA_A<22>    10B6<> 11C6<>
RAM_DATA_A<23>    10B6<> 11C6<>
RAM_DATA_A<24>    10B6<> 11C8<>
RAM_DATA_A<31..24>  35C5>
RAM_DATA_A<25>    10C5<> 11C8<>
RAM_DATA_A<26>    10C5<> 11C8<>
RAM_DATA_A<27>    10C5<> 11C8<>
RAM_DATA_A<28>    10C5<> 11C6<>
RAM_DATA_A<29>    10C5<> 11C6<>
RAM_DATA_A<30>    10C5<> 11C6<>
RAM_DATA_A<31>    10C5<> 11C6<>
RAM_DATA_A<32>    10C4<> 11B8<>
RAM_DATA_A<39..32>  35B5>
RAM_DATA_A<33>    10C4<> 11B8<>
RAM_DATA_A<34>    10C4<> 11B8<>
RAM_DATA_A<35>    10C4<> 11B8<>
RAM_DATA_A<36>    10B4<> 11B6<>
RAM_DATA_A<37>    10B4<> 11B6<>
RAM_DATA_A<38>    10B4<> 11B6<>
RAM_DATA_A<39>    10B4<> 11B6<>
RAM_DATA_A<40>    10B4<> 11B8<>
RAM_DATA_A<47..40>  35B5>
RAM_DATA_A<41>    10B3<> 11B8<>
RAM_DATA_A<42>    10C3<> 11A8<>
RAM_DATA_A<43>    10C3<> 11A8<>
RAM_DATA_A<44>    10C3<> 11B6<>
RAM_DATA_A<45>    10C3<> 11B6<>
RAM_DATA_A<46>    10C3<> 11A6<>
RAM_DATA_A<47>    10C3<> 11A6<>
RAM_DATA_A<48>    10C2<> 11A8<>
RAM_DATA_A<55..48>  35B5>
RAM_DATA_A<49>    10C2<> 11A8<>
RAM_DATA_A<50>    10C2<> 11A8<>
RAM_DATA_A<51>    10C2<> 11A8<>
RAM_DATA_A<52>    10B2<> 11A6<>
RAM_DATA_A<53>    10B2<> 11A6<>
RAM_DATA_A<54>    10B2<> 11A6<>
RAM_DATA_A<55>    10B2<> 11A6<>
RAM_DATA_A<56>    10B2<> 11A8<>
RAM_DATA_A<63..56>  35A5>
RAM_DATA_A<57>    10D1<> 11A8<>
RAM_DATA_A<58>    10C1<> 11A8<>
RAM_DATA_A<59>    10C1<> 11A8<>
RAM_DATA_A<60>    10C1<> 11A6<>
RAM_DATA_A<61>    10C1<> 11A6<>
RAM_DATA_A<62>    10C1<> 11A6<>
RAM_DATA_A<63>    10C1<> 11A6<>
RAM_DATA_B<0>     10C8<> 11D5<>
RAM_DATA_B<7..0>  35D5>
RAM_DATA_B<1>     10C8<> 11D5<>
RAM_DATA_B<2>     10C8<> 11D5<>
RAM_DATA_B<3>     10C8<> 11D5<>
RAM_DATA_B<4>     10C8<> 11D3<>
RAM_DATA_B<5>     10C8<> 11D3<>
RAM_DATA_B<6>     10C8<> 11D3<>
RAM_DATA_B<7>     10C8<> 11D3<>
RAM_DATA_B<8>     10C8<> 11D5<>
RAM_DATA_B<15..8>  35C5>
RAM_DATA_B<9>     10C8<> 11D5<>
RAM_DATA_B<10>    10C8<> 11D5<>
RAM_DATA_B<11>    10C8<> 11D3<>
RAM_DATA_B<12>    10C8<> 11D3<>
RAM_DATA_B<13>    10C8<> 11D3<>
RAM_DATA_B<14>    10C8<> 11D3<>
RAM_DATA_B<15>    10C8<> 11D3<>
RAM_DATA_B<16>    10C6<> 11D5<>
RAM_DATA_B<23..16>  35C5>
RAM_DATA_B<17>    10C6<> 11C5<>
RAM_DATA_B<18>    10C6<> 11C5<>
RAM_DATA_B<19>    10C6<> 11C5<>
RAM_DATA_B<20>    10C6<> 11D3<>
RAM_DATA_B<21>    10C6<> 11C3<>
RAM_DATA_B<22>    10C6<> 11C3<>
RAM_DATA_B<23>    10C6<> 11C3<>
RAM_DATA_B<24>    10C6<> 11C5<>
```

```
RAM_DATA_B<25..24>  35C5>
RAM_DATA_B<25>    10C6<> 11C5<>
RAM_DATA_B<26>    10C6<> 11C5<> 35C5>
RAM_DATA_B<27>    10C6<> 11C5<>
RAM_DATA_B<31..27>  35C5>
RAM_DATA_B<28>    10C6<> 11C3<>
RAM_DATA_B<29>    10C6<> 11C3<>
RAM_DATA_B<30>    10C6<> 11C3<>
RAM_DATA_B<31>    10C6<> 11C3<>
RAM_DATA_B<32>    10D4<> 11B5<>
RAM_DATA_B<39..32>  35B5>
RAM_DATA_B<33>    10C4<> 11B5<>
RAM_DATA_B<34>    10C4<> 11B5<>
RAM_DATA_B<35>    10C4<> 11B5<>
RAM_DATA_B<36>    10C4<> 11B3<>
RAM_DATA_B<37>    10C4<> 11B3<>
RAM_DATA_B<38>    10C4<> 11B3<>
RAM_DATA_B<39>    10C4<> 11B3<>
RAM_DATA_B<40>    10C4<> 11B5<>
RAM_DATA_B<47..40>  35B5>
RAM_DATA_B<41>    10C4<> 11B5<>
RAM_DATA_B<42>    10C4<> 11A5<>
RAM_DATA_B<43>    10C4<> 11A5<>
RAM_DATA_B<44>    10C4<> 11B3<>
RAM_DATA_B<45>    10C4<> 11B3<>
RAM_DATA_B<46>    10C4<> 11A3<>
RAM_DATA_B<47>    10C4<> 11A3<>
RAM_DATA_B<48>    10D2<> 11A5<>
RAM_DATA_B<55..48>  35B5>
RAM_DATA_B<49>    10C2<> 11A5<>
RAM_DATA_B<50>    10C2<> 11A5<>
RAM_DATA_B<51>    10C2<> 11A5<>
RAM_DATA_B<52>    10C2<> 11A3<>
RAM_DATA_B<53>    10C2<> 11A3<>
RAM_DATA_B<54>    10C2<> 11A3<>
RAM_DATA_B<55>    10C2<> 11A3<>
RAM_DATA_B<56>    10C2<> 11A5<>
RAM_DATA_B<63..56>  35A5>
RAM_DATA_B<57>    10C2<> 11A5<>
RAM_DATA_B<58>    10C2<> 11A5<>
RAM_DATA_B<59>    10C2<> 11A5<>
RAM_DATA_B<60>    10C2<> 11A3<>
RAM_DATA_B<61>    10C2<> 11A3<>
RAM_DATA_B<62>    10C2<> 11A3<>
RAM_DATA_B<63>    10C2<> 11A3<>
RAM_DQM_A<0>      10B8<> 11D6<> 35D5>
RAM_DQM_A<1>      10C7<> 11D6<> 35C5>
RAM_DQM_A<2>      10B6<> 11C6<> 35C5>
RAM_DQM_A<3>      10C5<> 11C6<> 35C5>
RAM_DQM_A<4>      10B4<> 11B6<> 35B5>
RAM_DQM_A<5>      10C3<> 11B6<> 35B5>
RAM_DQM_A<6>      10B2<> 11A6<> 35B5>
RAM_DQM_A<7>      10C1<> 11A6<> 35A5>
RAM_DQM_B<0>      10C8<> 11D3<> 35D5>
RAM_DQM_B<1>      10C8<> 11D3<> 35C5>
RAM_DQM_B<2>      10C6<> 11C3<> 35C5>
RAM_DQM_B<3>      10C6<> 11C3<> 35C5>
RAM_DQM_B<4>      10C4<> 11B3<> 35B5>
RAM_DQM_B<5>      10C2<> 11A3<> 35B5>
RAM_DQM_B<6>      10C2<> 11A3<> 35A5>
RAM_DQM_B<7>      10B8<> 11D8<> 35D5>
RAM_DQS_A<0>      10B8<> 11D8<> 35D5>
RAM_DQS_A<1>      10C7<> 11D8<> 35C5>
RAM_DQS_A<2>      10B6<> 11C8<> 35C5>
RAM_DQS_A<3>      10C5<> 11C8<> 35C5>
RAM_DQS_A<4>      10B4<> 11B8<> 35B5>
RAM_DQS_A<5>      10C3<> 11B8<> 35B5>
RAM_DQS_A<6>      10B2<> 11A8<> 35B5>
RAM_DQS_A<7>      10C1<> 11A8<> 35A5>
RAM_DQS_B<0>      10C8<> 11D5<> 35D5>
RAM_DQS_B<1>      10C8<> 11D5<> 35C5>
RAM_DQS_B<2>      10C6<> 11C5<> 35C5>
RAM_DQS_B<3>      10C6<> 11C5<> 35C5>
RAM_DQS_B<4>      10C4<> 11B5<> 35B5>
RAM_DQS_B<5>      10C4<> 11B5<> 35B5>
RAM_DQS_B<6>      10C2<> 11A5<> 35B5>
RAM_DQS_B<7>      10C2<> 11A5<> 35A5>
RAM_RAS_L         9A4< 11B3<> 11B6<> 35A5>
RAM_WE_L          9A4< 11B5<> 11B8<> 35A5>
RESET_VREF        6C3>
RF_DISABLE_L      24D6<> 39C3>
ROM_CS_L          9B3< 12A4< 39C3>
ROM_CS_TP_L       9C3< 24B6<>
ROM_OE_L          9B3< 12A4< 39C3>
ROM_OE_TP_L       9B3< 24C5<>
ROM_ONBOARD_CS_L  9B3< 39C3>
ROM_ONBOARD_CS_TP_L  9B3< 24C6<>
ROM_RW_L          9B3< 12A4< 39C3>
ROM_RW_TP_L       9B3< 24C6<>
ROM_WP_L          9B3<
SI_A2             19C4<
SI_EXT_SWING_SET  19C2<>
SI_HPD            19C4<
SI_I2C_CLK        19D4< 20C5<>
SI_I2S_DATA       19C4< 20C5<>
SI_MSEN           19D2<>
SI_PD_L           19C4<
SI_RST_L          19C4<
SI_TMDS_CLKN      19C2< 19C2<> 36D1>
SI_TMDS_CLKP      19C2<> 19C2< 36D1>
SI_TMDS_CLK_STM   19D1<
SI_TMDS_D0_STM    19D1<
SI_TMDS_D1_STM    19D1<
SI_TMDS_D2_STM    19C1<
SI_TMDS_DN<0>     19C2< 19C2<> 36D1>
SI_TMDS_DN<1>     19B2< 19C2<> 36D1>
SI_TMDS_DN<2>     19B2< 19C2<> 36C1>
SI_TMDS_DP<0>     19C2< 19C2<> 36D1>
SI_TMDS_DP<1>     19B2< 19C2<> 36C1>
SI_TMDS_DP<2>     19B2< 19C2<> 36C1>
SI_VREF_IDCK_N    19C2< 19C4<
SLEEP             23D7<> 25D7<> 29B6<> 29D7< 32A4<
                  32A6< 32B3< 32B8<> 34B3< 34C2< 39C1>
SLEEP_LED         23C3<> 39C1>
SLEEP_LED_DGND    23C3>
SLEEP_LED_I       23D3<
SLEEP_LED_L       23D4<
SLEEP_LED_SW_L    23D4<>
SLEEP_LED_UF      23D3<
SLEEP_LS5         32A4<> 32A8<
SLEEP_LS5_EN_L    32A5<>
SLEEP_L_LS5       18D5< 20A7<> 26A8<> 32A5<> 33C7<>
                  34C8<  35B5>
SLEEP_L_LS5_EN_L  32A6<>
SLEEP_L_LS5_INV   34A3< 34C2< 34C8<>
SLEEP_L_LS5_NET   32B3<> 34C8<>
SLEEP_NET         32A3<>
SLEEP_NET_INV     32A3<>
SND_AMP_MUTE      25C7<> 25D6<> 39A6>
SND_AMP_MUTE_CTRL  25B5<> 25D6<>
SND_AMP_MUTE_L    14B5<> 25D5<>
SND_HP_MUTE       25C5<>
SND_HP_MUTE_L     14C5<> 25C5<> 39A6>
SND_HP_MUTE_LO    25C6<> 25C7<>
SND_HP_SENSE_L    14B5<> 25C8<> 39A6>
SND_HW_RESET_L    14A7< 14B5<> 25D7<> 39A6>
SND_LIN_SENSE_L   14B5<> 25C8<> 39A6>
SOFT_PWR_ON_L     22D1<> 23A5< 29A8< 29C6<> 29D7<
                  33A4<> 39B3>
ST7_SLEEP_LED_H   23C5<> 23C6<> 23D6<> 39D1>
STOP_AGP_L        12D2< 12D4<>
SYSCLK_CPU        5C3< 8A6< 35D1>
SYSCLK_CPU_UF     8A5<> 35D1>
SYSCLK_DDRCLK_A0  9D4< 11D8<> 35D1>
SYSCLK_DDRCLK_A0_L  9D4< 11D8<> 35C1>
SYSCLK_DDRCLK_A0_L_UF  9B6<> 9D5< 35D1>
SYSCLK_DDRCLK_A0_UF  9B6<> 9D5< 35D1>
SYSCLK_DDRCLK_A1  9D4< 11A6<> 35C1>
SYSCLK_DDRCLK_A1_L  9D4< 11A6<> 35C1>
SYSCLK_DDRCLK_A1_L_UF  9B6<> 9D5< 35D1>
SYSCLK_DDRCLK_A1_UF  9B6<> 9D5< 35D1>
SYSCLK_DDRCLK_B0  9D4< 11D5<> 35C1>
SYSCLK_DDRCLK_B0_L  9C4< 11D5<> 35C1>
SYSCLK_DDRCLK_B0_L_UF  9B6<> 9C5< 35D1>
SYSCLK_DDRCLK_B0_UF  9B6<> 9D5< 35D1>
SYSCLK_DDRCLK_B1  9D4< 11A3<> 35C1>
SYSCLK_DDRCLK_B1_L  9D4< 11A3<> 35C1>
SYSCLK_DDRCLK_B1_L_UF  9B6<> 9D5< 35D1>
SYSCLK_DDRCLK_B1_UF  9B6<> 9D5< 35D1>
SYSCLK_LA_TP      8A5<>
SYSTEM_CLK_EN     14A5< 14B6< 29C4<>
THERM1_A_DM       25A7< 25A8< 37A2>
THERM1_A_DP       25A7< 25A8< 37A2>
THERM1_DM         25A5< 25A6< 25B5<> 25B6< 37A2>
THERM1_DP         25A5< 25A6< 25B5<> 25B6< 37A2>
THERM1_M_DM       25B7< 25B8< 37A2>
THERM1_M_DP       25B7< 25B8< 37A2>
```

```
THERM2_A_DM       25A7< 25A8< 37A2>
THERM2_A_DP       25A7< 25A8< 37A2>
THERM2_DM         25A5< 25A6< 25B5<> 25B6< 37A2>
THERM2_DP         25A5< 25A6< 25B5<> 25B6< 37A2>
THERM2_M_DM       25B7< 25B8< 37A2>
THERM2_M_DP       25B7< 25B8< 37A2>
THERM_INV         25B1<>
THERM_L_OC        25B1<> 29B4<>
TMDS_CLKN         19B1< 19C1< 19D1< 22C8<> 37C2>
TMDS_CLKP         19B1< 19C1< 19D2< 22C8<> 37C2>
TMDS_CONN_CLKN    22C7<> 22C7<> 36C1> 39C6>
TMDS_CONN_CLKP    22C7<> 22C7<> 36C1> 39C6>
TMDS_CONN_DN<0>  22D6<> 36C1>
TMDS_CONN_DN<1>  22D6<> 36B1>
TMDS_CONN_DN<2>  22D6<> 36B1>
TMDS_CONN_DP<0>  22D6<> 36C1>
TMDS_CONN_DP<1>  22D6<> 36B1>
TMDS_CONN_DP<2>  22D6<> 36B1>
TMDS_DN<0>        19B1< 19C1< 19D1< 22D7<> 37C2>
TMDS_DN<0..2>     39C6>
TMDS_DN<1>        19B1< 19B1< 19C1< 22D5<> 37B2>
TMDS_DN<2>        19A1< 19B1< 19C1< 22D5<> 37B2>
TMDS_DP<0>        19B1< 19C1< 19D2< 22D7<> 37B2>
TMDS_DP<0..2>     39C6>
TMDS_DP<1>        19B1< 19B1< 19C2< 22C5<> 37B2>
TMDS_DP<2>        19A1< 19B1< 19C2< 22D5<> 37B2>
TPAD_F_RXD        23B5<> 39B3>
TPAD_F_TXD        23B5<> 39B3>
TPAD_RXD          23A6< 29C2< 29C4<>
TPAD_TXD          23B6< 29B2< 29C4<>
TPS2211_SHTDWN_L  18C5<
TV_C              22A6<> 39A6>
TV_COMP           22A6<> 39A6>
TV_GND1           22B6<> 38B6> 39A6>
TV_GND2           22A6<> 38B6> 39A6>
TV_Y              22A6<> 39A6>
UIDE_ADDR<0>      13D7<> 24C4<
UIDE_ADDR<2..0>  37C5>
UIDE_ADDR<1>      13D7<> 24C4<
UIDE_ADDR<2>      13D7<> 24B4<
UIDE_CS0_L        13C7<> 24C4< 37C5>
UIDE_CS1_L        13C7<> 24B4< 37C5>
UIDE_DATA<0>      13D7<> 24D4<
UIDE_DATA<6..0>  37C5>
UIDE_DATA<1>      13D7<> 24D4<
UIDE_DATA<2>      13D7<> 24D4<
UIDE_DATA<3>      13D7<> 24D4<
UIDE_DATA<4>      13D7<> 24C4<
UIDE_DATA<5>      13D7<> 24C4<
UIDE_DATA<6>      13D7<> 24C4<
UIDE_DATA<7>      13D7<> 24C4< 37C5>
UIDE_DATA<8>      13D7<> 24C4<
UIDE_DATA<15..8>  37C5>
UIDE_DATA<9>      13D7<> 24C4<
UIDE_DATA<10>     13D7<> 24C4<
UIDE_DATA<11>     13D7<> 24D4<
UIDE_DATA<12>     13D7<> 24B4<
UIDE_DATA<13>     13D7<> 24B4<
UIDE_DATA<14>     13D7<> 24C4<
UIDE_DATA<15>     13D7<> 24B4<
UIDE_DIOR_L       13C7<> 24A4< 37C5>
UIDE_DIOW_L       13C7<> 24A4< 37C5>
UIDE_DMACK_L      13C7<> 24A4< 37C5>
UIDE_DMARQ        13C7<> 37C5>
UIDE_INTRQ        13C7< 37C5>
UIDE_IOCHRDY      13C7< 24A4< 37C5>
UIDE_REF          13C7<> 38C3>
UIDE_RST_L        13C7<> 24A4< 37C5>
USB_DAM           14B2<> 14D2<
USB_DAP           14B2<> 14D2<
USB_DBM           14B2<> 14D2<
USB_DBP           14B2<> 14D2<
USB_DCM           14B2<> 14D2<
USB_DCP           14B2<> 14D2<
USB_DDM           14B2<> 14D2<
USB_DDP           14B2<> 14C2<
USB_DEM           14B2<> 14C2< 37B2>
USB_DEP           14B2<> 14C2< 37B2>
USB_DFM           14B2<> 14B2<> 37B2>
USB_DFP           14B2<> 14C2< 37B2>
USB_OC_AB_L       14B2< 14C7<
USB_OC_CD_L       14B2< 14C7<
USB_OC_EF_L       14B2< 14C7<
USB_PWREN_AB_L    14B2<> 14C7<
USB_PWREN_CD_L    14B2<> 14C7<
USB_PWREN_EF_L    14B2<> 14C7<
VCORE_AB_SEL      33A7<> 33C6<
VCORE_AB_SEL_INV  33A7<>
VCORE_AB_SEL_OPT  33A6<>
VCORE_BOOST       33C4<> 38C1>
VCORE_BST         33C5<> 38C1>
VCORE_CC          33B6<> 38C1>
VCORE_D0          33A3<>
VCORE_D1          33A3<>
VCORE_D2          33A3<>
VCORE_D3          33A3<>
VCORE_D4          33A3<>
VCORE_DH          33B5<> 38C1>
VCORE_DL          33B5<> 38C1>
VCORE_FAST<1>     33D4< 33D5<
VCORE_FAST<2>     33D4< 33D5<
VCORE_FAST<3>     33D4< 33D5<
VCORE_FAST<4>     33D4< 33D5<
VCORE_FB          33B5< 38B1> 39C6>
VCORE_GND         33B5<> 38B1>
VCORE_GNDA        33B6<> 38B1>
VCORE_GNDDIV     33A5< 33A5< 38B1>
VCORE_GNDDIV_TEST  33A4<>
VCORE_GNDSNS      33A1<> 33A5< 38B1>
VCORE_GNDSNS_TEST  33A4<>
VCORE_ILIM        33C6<> 38C1>
VCORE_LX          33B5<> 38C1>
VCORE_MUX_EN      33D5<>
VCORE_MUX_SEL     33D5<>
VCORE_OFFSET_DIV  33B6<>
VCORE_REF         33B6<> 38C1>
VCORE_SHDN_L      5B3< 33C6<>
VCORE_SHDN_L_3V  5B3<>
VCORE_SLOW<1>     33D6<
VCORE_SLOW<2>     33D6<
VCORE_SLOW<3>     33D6<
VCORE_SLOW<4>     33D6<
VCORE_SNS         33A1<> 38B1>
VCORE_TIME        33B4<> 38B1>
VCORE_TON         33B6< 38C1>
VCORE_VCC         33C6< 38C1>
VCORE_VGATE       14B5< 14B7< 33B4> 38B1>
VCORE_VID<0>      33B7<
VCORE_VID<1>      33B7< 33D3< 33D4>
VCORE_VID<2>      33B7< 33D3< 33D4>
VCORE_VID<3>      33B7< 33D3< 33D4>
VCORE_VID<4>      33B7< 33D3< 33D4>
VCORE_VSENSE      33C2<>
VGA_B             22C6<> 22C7< 39B6>
VGA_G             22C5<> 22C7< 39B6>
VGA_HSYNC         22C6<> 22D7< 39B6>
VGA_R             22B7< 22C5<> 39B6>
VGA_VSYNC         22C5<> 22D7< 39B6>
ZT10_SPN          4C2<>
ZT301_SPN         4C2<>
ZT302_SPN         4C2<>
ZV_LCDDATA20_PU  29C7<>
```


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6653	C
SCALE: NONE	SHT 42 OF 44	

*** Part Cross-Reference for the entire design ***

C1	CAP	5
C2	CAP	5
C3	CAP	33
C4	CAP	33
C5	CAP	33
C6	CAP	33
C7	CAP	32
C8	CAP	32
C9	CAP	5
C10	CAP	5
C11	CAP	30
C12	CAP	33
C13	CAP	33
C14	CAP	33
C15	CAP	33
C16	CAP	33
C17	CAP	5
C18	CAP	5
C19	CAP	22
C20	CAP	5
C21	CAP	33
C22	CAP	22
C23	CAP	30
C24	CAP	30
C25	CAP	5
C26	CAP	5
C27	CAP	5
C28	CAP	5
C29	CAP	5
C30	CAP	5
C31	CAP	5
C32	CAP	5
C33	CAP	5
C34	CAP	5
C35	CAP	30
C36	CAP	30
C37	CAP	18
C38	CAP	5
C39	CAP	5
C40	CAP	18
C41	CAP	30
C42	CAP	30
C43	CAP	30
C44	CAP	5
C45	CAP	5
C46	CAP	30
C47	CAP	5
C48	CAP	5
C49	CAP	5
C50	CAP	5
C51	CAP_P	33
C52	CAP_P	33
C53	CAP	5
C54	CAP	5
C55	CAP	5
C56	CAP	5
C57	CAP	33
C58	CAP	5
C59	CAP	5
C60	CAP	18
C61	CAP	5
C62	CAP	5
C63	CAP	33
C64	CAP	33
C65	CAP	33
C66	CAP	33
C67	CAP	30
C68	CAP	5
C69	CAP	5
C70	CAP	33
C71	CAP	30
C72	CAP	5
C73	CAP	5
C74	CAP	33
C75	CAP	5
C76	CAP	33
C77	CAP_P	33
C78	CAP_P	33
C79	CAP	33
C80	CAP	33
C81	CAP	5
C82	CAP	5
C83	CAP	33
C84	CAP	33
C85	CAP	5
C86	CAP	5
C87	CAP	5
C88	CAP	5
C89	CAP	5
C90	CAP	33
C91	CAP_P	33
C92	CAP_P	33
C93	CAP	33
C94	CAP	33
C95	CAP	30
C96	CAP	30
C97	CAP	30
C98	CAP	30
C99	CAP	30
C100	CAP	33
C101	CAP	33
C102	CAP	5
C103	CAP	5
C104	CAP	5
C105	CAP	33
C106	CAP	33
C107	CAP	5
C108	CAP	5
C109	CAP	5
C110	CAP	5
C111	CAP_P	33
C112	CAP	30
C113	CAP	30
C114	CAP	32
C115	CAP	30
C116	CAP	30
C117	CAP	30
C118	CAP	30
C119	CAP	31
C120	CAP	6
C121	CAP	31
C122	CAP	9
C123	CAP	32
C124	CAP	31
C125	CAP	9
C126	CAP	32
C127	CAP	11
C128	CAP	11
C129	CAP	34
C130	CAP	33
C131	CAP	31
C132	CAP	11
C133	CAP	34
C134	CAP	31
C135	CAP	31
C136	CAP	17
C137	CAP	31
C138	CAP	31
C139	CAP	16
C140	CAP	11
C141	CAP	16
C142	CAP	16
C143	CAP	32
C144	CAP	16
C145	CAP	16
C146	CAP	16
C147	CAP	16
C148	CAP	16
C149	CAP	16
C150	CAP	11
C151	CAP	14
C152	CAP	14
C153	CAP	31
C154	CAP	31
C155	CAP	31
C156	CAP	11
C157	CAP	11
C158	CAP	16
C159	CAP	16
C160	CAP	16
C161	CAP	16
C162	CAP	16
C163	CAP	16
C164	CAP	16
C165	CAP	16
C166	CAP	16
C167	CAP	16
C168	CAP	16
C169	CAP	11
C170	CAP	16
C171	CAP	16
C172	CAP	16
C173	CAP	17
C174	CAP	11
C175	CAP	16
C176	CAP	16
C177	CAP	16
C178	CAP	16
C179	CAP	16
C180	CAP	16
C181	CAP	16
C182	CAP	16
C183	CAP	16
C184	CAP	16
C185	CAP	16
C186	CAP	16
C187	CAP	8
C188	CAP	23
C189	CAP	16
C190	CAP	12
C191	CAP	16
C192	CAP	16
C193	CAP	34
C194	CAP	34
C195	CAP	34
C196	CAP	34
C197	CAP	17
C198	CAP	23
C199	CAP	23
C200	CAP	16
C201	CAP	16
C202	CAP	16
C203	CAP	16
C204	CAP	16
C205	CAP	16
C206	CAP	16
C207	CAP	16
C208	CAP	16
C209	CAP	24
C210	CAP	23
C211	CAP	11
C212	CAP	16
C213	CAP	16
C214	CAP	16
C215	CAP	16
C216	CAP	16
C217	CAP	16
C218	CAP	16
C219	CAP	16
C220	CAP	23
C221	CAP	16
C222	CAP	16
C223	CAP	16
C224	CAP	16
C225	CAP	16
C226	CAP	16
C227	CAP	16
C228	CAP	16
C229	CAP	16
C230	CAP	16
C231	CAP	16
C232	CAP	34
C233	CAP	23
C234	CAP	16
C235	CAP	14
C236	CAP	16
C237	CAP	16
C238	CAP	16
C239	CAP	16
C240	CAP	16
C241	CAP	16
C242	CAP	16
C243	CAP	16
C244	CAP	31
C245	CAP	16
C246	CAP	14
C247	CAP	16
C248	CAP	16
C249	CAP	9
C250	CAP	16
C251	CAP	16
C252	CAP	16
C253	CAP	16
C254	CAP	16
C255	CAP	29
C256	CAP	14
C257	CAP	16
C258	CAP	16
C259	CAP	16
C260	CAP	16
C261	CAP	16
C262	CAP	16
C263	CAP	16
C264	CAP	16
C265	CAP	16
C266	CAP	16
C267	CAP_P	34
C268	CAP	16
C269	CAP	16
C270	CAP	12
C271	CAP	16
C272	CAP	16
C273	CAP	16
C274	CAP	16
C275	CAP	16
C276	CAP	31
C277	CAP	29
C278	CAP	16
C279	CAP	16
C280	CAP	16
C281	CAP	16
C282	CAP	16
C283	CAP	16
C284	CAP	24
C285	CAP	16
C286	CAP	16
C287	CAP	16
C288	CAP	16
C289	CAP	16
C290	CAP	16
C291	CAP	12
C292	CAP	16
C293	CAP	16
C294	CAP	16
C295	CAP	16
C296	CAP	16
C297	CAP	16
C298	CAP	34
C299	CAP	16
C300	CAP	16
C301	CAP	16
C302	CAP	16
C303	CAP	16
C304	CAP	16
C305	CAP	16
C306	CAP	16
C307	CAP_P	34
C308	CAP	16
C309	CAP	16
C310	CAP	16
C311	CAP	12
C312	CAP	16
C313	CAP	16
C314	CAP	16
C315	CAP	16
C316	CAP	16
C317	CAP	16
C318	CAP	16
C319	CAP	16
C320	CAP	16
C321	CAP	16
C322	CAP	16
C323	CAP	16
C324	CAP	16
C325	CAP	16
C326	CAP	31
C327	CAP	16
C328	CAP	16
C329	CAP	16
C330	CAP	16
C331	CAP	16
C332	CAP	16
C333	CAP	16
C334	CAP	16
C335	CAP	16
C336	CAP	31
C337	CAP	14
C338	CAP	34
C339	CAP	29
C340	CAP	29
C341	CAP	16
C342	CAP	16
C343	CAP	16
C344	CAP	16
C345	CAP	16
C346	CAP	16
C347	CAP	16
C348	CAP	16
C349	CAP	16
C350	CAP	16
C351	CAP	16
C352	CAP	16
C353	CAP	32
C354	CAP	16
C355	CAP	34
C356	CAP	11
C357	CAP	16
C358	CAP	16
C359	CAP	16
C360	CAP	16
C361	CAP	16
C362	CAP	12
C363	CAP	16
C364	CAP	16
C365	CAP	16
C366	CAP	16
C367	CAP	16
C368	CAP	16
C369	CAP	16
C370	CAP	29
C371	CAP	16
C372	CAP	12
C373	CAP	16
C374	CAP	16
C375	CAP	16
C376	CAP	16
C377	CAP	16
C378	CAP	16
C379	CAP	16
C380	CAP	16
C381	CAP	16
C382	CAP	16
C383	CAP	11
C384	CAP	19
C385	CAP	16
C386	CAP	14
C387	CAP	14
C388	CAP	14
C389	CAP	14
C390	CAP	19
C391	CAP	11
C392	CAP	14
C393	CAP_P	34
C394	CAP	14
C395	CAP	16
C396	CAP_P	34
C397	CAP	11
C398	CAP	32
C399	CAP	14
C400	CAP	14
C401	CAP	19
C402	CAP	14
C403	CAP	11
C404	CAP	11
C405	CAP_P	34
C406	CAP	29
C407	CAP	20
C408	CAP	19
C409	CAP	19
C410	CAP	32
C411	CAP	20
C412	CAP	19
C413	CAP	21
C414	CAP	21
C415	CAP	32
C416	CAP	32
C417	CAP	21
C418	CAP	21
C419	CAP	21
C420	CAP	21
C421	CAP	21
C422	CAP	21
C423	CAP	21
C424	CAP	21
C425	CAP	21
C426	CAP	21
C427	CAP	21
C428	CAP	32
C429	CAP	32
C430	CAP	21
C431	CAP	20
C432	CAP	32
C433	CAP	32
C434	CAP	20
C435	CAP	20
C436	CAP	21
C437	CAP	21
C438	CAP	21
C439	CAP	21
C440	CAP	20
C441	CAP	20
C442	CAP	19
C443	CAP	20
C444	CAP	21
C445	CAP	20
C446	CAP	20
C447	CAP	21
C448	CAP	20
C449	CAP	20
C450	CAP	21
C451	CAP	20
C452	CAP	20
C453	CAP	21
C454	CAP	21
C455	CAP	20
C456	CAP	21
C457	CAP	19
C458	CAP	19
C459	CAP	21
C460	CAP	21
C461	CAP	21
C462	CAP	21
C463	CAP	21
C464	CAP	21
C465	CAP	20
C466	CAP	20
C467	CAP	29
C468	CAP	21
C469	CAP	20
C470	CAP	21
C471	CAP	21
C472	CAP	21
C473	CAP	21
C474	CAP	22
C475	CAP	21
C476	CAP	19
C477	CAP	20
C478	CAP	21
C479	CAP	20
C480	CAP	20
C481	CAP	20
C482	CAP	20
C483	CAP	21
C484	CAP	20
C485	CAP	20
C486	CAP	20
C487	CAP	20
C488	CAP	21
C489	CAP	21
C490	CAP	19
C491	CAP	21
C492	CAP	21
C493	CAP	21
C494	CAP	20
C495	CAP	20
C496	CAP	21
C497	CAP	20
C498	CAP	20
C499	CAP	21
C500	CAP	21
C501	CAP	21
C502	CAP	5
C503	CAP	22
C504	CAP	20
C505	CAP	20
C506	CAP	21
C507	CAP	20
C508	CAP	19
C509	CAP	20
C510	CAP	20
C511	CAP	21
C512	CAP	20
C513	CAP	20
C514	CAP	21
C515	CAP	20
C516	CAP	19
C517	CAP	21
C518	CAP	21
C519	CAP	21
C520	CAP	21
C521	CAP	21
C522	CAP	20
C523	CAP	21
C524	CAP	20
C525	CAP	20
C526	CAP	20
C527	CAP	21
C528	CAP	20
C529	CAP	20
C530	CAP	19
C531	CAP	20
C532	CAP	20
C533	CAP	20
C534	CAP	21
C535	CAP	21
C536	CAP	20
C537	CAP	21
C538	CAP	21
C539	CAP	21
C540	CAP	21
C541	CAP	21
C542	CAP	21
C543	CAP	21
C544	CAP	21
C545	CAP	21
C546	CAP	21
C547	CAP	21
C548	CAP	22
C549	CAP	22
C550	CAP	21
C551	CAP	21
C552	CAP	21
C553	CAP	21
C554	CAP	32
C555	CAP	32
C556	CAP	32
C557	CAP	32
C558	CAP	32
C559	CAP	32
C560	CAP	32
C561	CAP	32
C562	CAP	32
C563	CAP	32
C564	CAP	32
C565	CAP	32
C566	CAP	32
C567	CAP	32
C568	CAP	32
C569	CAP	32
C570	CAP	32
C571	CAP	32
C572	CAP	32
C573	CAP	32
C574	CAP	32
C575	CAP	32
C576	CAP	32
C577	CAP	32
C578	CAP	32
C579	CAP	32
C580	CAP	32
C581	CAP	32
C582	CAP	32
C583	CAP	27
C584	CAP	27
C585	CAP	27
C586	CAP	27
C587	CAP	27
C588	CAP	27
C589	CAP	27
C590	CAP	27
C591	CAP	27
C592	CAP	26
C593	CAP	27
C594	CAP	26
C595	CAP	26
C596	CAP	27
C597	CAP	26
C598	CAP	26
C599	CAP	26
C600	CAP	26
C601	CAP	26
C602	CAP	26
C603	CAP	26
C604	CAP	26
C605	CAP	27
C606	CAP	27
C607	CAP	27
C608	CAP	26
C609	CAP	26
C610	CAP	27
C611	CAP	26
C612	CAP	26
C613	CAP	26
C614	CAP	26
C615	CAP	26
C616	CAP	26
C617	CAP	26
C618	CAP	26
C619	CAP	26
C620	CAP	27
C621	CAP	27
C622	CAP	26
C623	CAP	26
C624	CAP	26
C625	CAP	27
C626	CAP	5
C627	CAP	32
C628	CAP	32
C629	CAP	32
C630	CAP	28
C631	CAP	22
C632	CAP	22
C633	CAP	28
C634	CAP	22
C635	CAP	22
C637	CAP	28
C638	CAP	28
C639	CAP	28
C640	CAP	28
C641	CAP	22
C642	CAP	22
C644	CAP	28
C645	CAP	26
C646	CAP	26
C647	CAP	26
C648	CAP	26
C649	CAP	28
C650	CAP	28
C651	CAP	28
C652	CAP	28
C653	CAP	22
C654	CAP	22
C655	CAP	22
C656	CAP	22
C657	CAP	22
C658	CAP	22
C659	CAP	22
C660	CAP	22
C661	CAP	22
C662	CAP	28
C663	CAP	22
C664	CAP	22
C665	CAP	27
C666	CAP	28
C667	CAP	22
C668	CAP	22
C669	CAP	25
C670	CAP_P	27
C671	CAP	27
C672	CAP	27
C673	CAP	27
C674	CAP	26
C675	CAP	26
C676	CAP	27
C677	CAP	27
C678	CAP	27
C679	CAP	27
C680	CAP	26
C681	CAP	27
C682	CAP	27
C683	CAP	27
C684	CAP	27
C685	CAP_P	32
C686	CAP	32
C687	CAP	32
C688	CAP	32
C689	CAP	25
C690	CAP	34
C691	CAP	34
C692	CAP	25
C693	CAP	34
C694	CAP	32
C695	CAP	34
C696	CAP	25
C697	CAP	34
C698	CAP	25
C699	CAP	32
C700	CAP	32
C701	CAP	22
C702	CAP	22
C703	CAP_P	32
C704	CAP	20
C705	CAP_P	20
C706	CAP	20
C707	CAP_P	20
C708	CAP	20
C709	CAP_P	32
C710	CAP_P	32
C711	CAP_P	20
C712	CAP	20
C713	CAP_P	32
C714	CAP	34
C715	CAP	34
C716	CAP	34
C717	CAP	34
C718	CAP	34
C719	CAP	34
C720	CAP	34
C721	CAP	14
C722	CAP	34
C723	CAP	14
C724	CAP	29
C725	CAP	34
C726	CAP	10
C727	CAP	10
C728	CAP	29
C729	CAP	29
C730	CAP	10
C731	CAP	29
C732	CAP	10
C733	CAP	10
C734	CAP	10
C735	CAP	16
C736	CAP	16
C737	CAP	31
C738	CAP	16
C739	CAP	16
C740	CAP	31
C741	CAP	10
C742	CAP	10
C743	CAP	17
C744	CAP	17
C745	CAP	10
C746	CAP	17
C747	CAP	17
C748	CAP	17
C749	CAP	17
C750	CAP	17
C751	CAP	17
C752	CAP	17
C753	CAP	31
C754	CAP	31
C755	CAP	31
C756	CAP	17
C757	CAP	10
C758	CAP	10
C759	CAP	17
C760	CAP	17
C761	CAP	17
C762	CAP	6
C763	CAP	25
C764	CAP	10
C765	CAP	17
C766	CAP	23
C767	CAP	31
C768	CAP	17
C769	CAP	17
C770	CAP	16
C771	CAP	31
C772	CAP	31
C773	CAP	9
C774	CAP_P	33
C775	CAP	18
C776	CAP	18
C777	CAP	30
C778	CAP	18
C779	CAP_P	30
C780	CAP	30
C781	CAP_P	33
C782	CAP	18
C783	CAP	18
C784	CAP	18
C785	CAP	30
C786	CAP	18
C787	CAP	18
C788	CAP_P	33
C789	CAP	18
C790	CAP	30
C791	CAP	18
C792	CAP	30
C793	CAP_P	33
C794	CAP	30
C795	CAP	30
C796	CAP	18
C797	CAP_P	33
C798	CAP	30
C799	CAP	30
C800	CAP	18
C801	CAP	30
C802	CAP_P	33
C803	CAP	30
C804	CAP_P	31
C805	CAP	24
C806	CAP_P	31
C807	CAP	30
C808	CAP	24
C809	CAP	30
C810	CAP	5
C811	CAP	5
C812	CAP	22
C813	CAP	22
C814	CAP	25
C815	CAP	22
C816	CAP	22
C817	CAP	25
C818	CAP	25
C819	CAP	22
C826	CAP	30
C828	CAP	25
C829	CAP	25
C830	CAP	21
C831	CAP	21
C832	CAP	21
C833	CAP	21
C834	CAP	21
C835	CAP	21
C838	CAP	20
C839	CAP	32
C840	CAP	32
C841	CAP	33
C842	CAP	33
C843	CAP	33
C844	CAP	34
C845	CAP	34
C846	CAP	20
C847	CAP	13
C848	CAP_P	25
C849	CAP	25
C850	CAP	25
C851	CAP	26
C852	CAP	26
C853	CAP	30
C854	CAP	19
C855	CAP	19
C856	CAP	19
C857	CAP	19
C858	CAP	19
C859	CAP	19
C860	CAP	19
C861	CAP	19
C862	CAP	19
C863	CAP	19
C864	CAP	19
C865	CAP	19
C866	CAP	19
C867	CAP	19
C868	CAP	25
C869	CAP	25
C871	CAP	19
C872	CAP	19
C873	CAP	19
C874	CAP	19
C875	CAP	19
C876	CAP	19
C877	CAP	32
C878	CAP	19
C879	CAP	19
C880	CAP	21
C881	CAP	21
D1	DIODE_SCHOT	31
D2	DIODE_SCHOT	31
D3	DIODE	31
D4	DIODE	30
D5	DIODE_SCHOT	33
D6	DIODE	30
D7	DIODE_SCHOT	31
D8	DIODE	31
D9	ZENER_MMBZ19VDLT1	23
D10	DIODE_SCHOT	31
D11	DIODE_SCHOT	31
D12	DIODE	20
D13	DIODE_SCHOT	32
D14	DIODE_SCHOT	32
D15	DIODE	26
D16	DIODE_SCHOT	27
D17	DIODE_SCHOT	5
D18	DIODE_DUAL_6P	28
D19	DIODE_SCHOT	22
D20	DIODE_DUAL_6P	28
D21	ZENER	28
D22	DIODE_DUAL_6P	28
D23	DIODE_DUAL_6P	28
D24	DIODE_SCHOT	28
D25	DIODE_SCHOT_3P2	27
D26	DIODE_SCHOT	32
D27	DIODE	32
D28	DIODE_SCHOT	32
D29	DIODE_SCHOT	20
D30	DIODE_SCHOT	34
D31	DIODE_SCHOT	34
D32	DIODE_SCHOT	31
D33	DIODE	33
D36	DIODE_SCHOT	30
DP1	DPAK3P	30
DP2	DPAK3P	33
DP3	DPAK3P	34
DP4	DPAK3P	34
DP5	DPAK3P	20
DP6	DPAK3P	28
DP7	DPAK3P	20
F1	FUSE	28
F2	FUSE	22
F3	FUSE	28
F4	FUSE	30
F5	FUSE	30
G1	OSC	19
G2	OSC	27
J1	CON_M4RT_S2MT_SM	25
J2	CON_4RT_WRIB	23
J3	CON_M40ST_D4MT_SM	25
J4	CON_4RT_WRIB	22
J5	CON_M80ST_D4MT_SM	18
J6	CON_F80ST_D4MT_SM	24
J7	CON_12	33
J8	CON_2RTSM_125	23
J9	CON_F1ST_S2MT_SM	14
J10	CON_10STSM_S0R7	23
J11	CON_F30RT_S2MT_SM1	23
J12	CON_M50SM_SMM	24
J13	CON_M50SM_SMM	24
J14	CON_F30RT_S2MT_SM	22
J15	CON_M16ST_D_SMA	25
J16	CON_3RTSM_125	31
J17	CON_M16ST_D_SMA	25
J18	CON_M4RT_S2MT_SM	25
J19	CON_F20ST_D_SM	23
J20	CON_F9RT_1394B_S6MT_SMA	28
J21	CON_F5RT_MINIDIN_TH	22
J22	CON_F30RT_T6MT_TH	22
J23	CON_RJ45_10RT_S4MT_TH1	26
J24	CON_F6RT_S4MT_TH1	28
J25	CON_F40ORT_DDRDIMM_SM3	11
J26	CON_M4RT_S_SM	30
J27	CON_M4RT_S_SM	30
J28	CON_10STSM_S0R7	25
L1	IND	22
L2	IND	30
L3	IND	30
L4	IND	30
L5	IND	30
L6	IND	30
L7	IND	17
L8	IND	23
L9	IND	23
L10	IND	23
L11	IND	23
L12	IND	23
L13	IND	14
L14	IND	14
L15	IND	14
L16	IND	19
L17	IND	20
L18	IND	21
L19	IND	21
L20	IND	21
L21	IND	21
L22	IND	19
L23	IND	21
L24	IND	21
L25	IND	21
L26	IND	21
L27	IND	22
L28	IND	21
L29	IND	21
L30	IND	21
L31	IND	21
L32	IND	21
L33	IND	21
L34	IND	27
L35	IND	26
L36	IND	22
L37	FILTER_4P	22
L38	IND	22
L39	IND	28
L40	IND	22
L41	IND	22
L42	IND	22
L43	IND	22
L44	IND	22
L45	FILTER_4P	22
L46	FILTER_4P	22
L47	FILTER_4P	22
L48	FILTER_4P	28
L49	IND	22
L50	IND	22
L51	IND	28
L52	FILTER_4P	28
L53	IND	22
L54	IND	22
L55	IND	22
L56	IND	22
L57	IND	22
L58	IND	28
L59	IND	27
L60	IND	26
L61	IND	32
L62	IND	32
L63	IND	34
L64	IND_3P	20
L65	IND	34
L66	IND	19
L67	IND	34
L68	IND	23
L69	IND_3P	31
L70	IND	30
L71	IND_3P	33
L72	IND	22
L73	IND	22
L74	IND	22
L75	IND	21
L76	FILTER_4P	28
L77	FILTER_4P	28
L78	IND	19
L79	IND	19
L80	IND	19
L81	IND	21
Q1	TRA_2N7002DW	30
Q2	TRA_2N7002DW	30
Q3	TRA_2N7002DW	7
Q4	TRA_2N7002DW	30
Q5	TRA_2N3904	33
Q6	TRA_SI4435DY	30
Q7	TRA_SUD45P03	30
Q8	TRA_2N3904	33
Q9	TRA_2N7002DW	30
Q10	TRA_2N7002	34
Q11	TRA_2N7002DW	34
Q12	TRA_2N3904	7
Q13	TRA_2N7002	7
Q14	TRA_2N7002DW	7
Q15	TRA_FDG6324L	31
Q16	TRA_IRF7811W	31
Q17	TRA_IRF7805	31
Q18	TRA_2N7002DW	23
Q19	TRA_2N3906	23
Q20	TRA_2N7002DW	32
Q21	TRA_SI3443DV	32
Q22	TRA_2N3906	23
Q23	TRA_SI3446DV	20
Q24	TRA_2N7002DW	32
Q25	TRA_2N7002DW	20
Q26	TRA_SI3443DV	32
Q27	TRA_SI3443DV	32
Q28	TRA_2N7002	22
Q29	TRA_SI3443DV	22
Q30	TRA_2N7002	29
Q31	TRA_2N7002	34
Q32	TRA_2N7002DW	26
Q33	TRA_2N7002DW	28
Q34	TRA_NDS9407	28
Q35	TRA_DUAL_PMDT3904	22
Q38	TRA_TP0610	22
Q39	TRA_2N7002DW	22
Q40	TRA_2N7002DW	22
Q41	TRA_IRF7805	32
Q42	TRA_IRF7811W	32
Q43	TRA_2N7002	32
Q44	TRA_2N7002DW	32
Q45	TRA_IRF7805	32
Q46	TRA_2N3904	25
Q47	TRA_IRF7811W	32
Q48	TRA_SI7868DP	20
Q49	TRA_IRF7832	20

R408	RES	32
R409	RES	32
R410	RES	32
R411	RES	32
R412	RES	27
R413	RES	27
R414	RES	27
R415	RES	27
R416	RES	27
R417	RES	27
R418	RES	27
R419	RES	27
R420	RES	27
R421	RES	26
R422	RES	26
R423	RES	26
R424	RES	26
R425	RES	26
R426	RES	27
R427	RES	26
R428	RES	26
R429	RES	26
R430	RES	26
R431	RES	26
R432	RES	26
R433	RES	26
R434	RES	26
R435	RES	26
R436	RES	26
R437	RES	26
R438	RES	26
R439	RES	26
R440	RES	26
R441	RES	26
R442	RES	26
R443	RES	27
R444	RES	27
R445	RES	26
R446	RES	28
R447	RES	28
R448	RES	28
R449	RES	5
R450	RES	14
R451	RES	28
R452	RES	5
R453	RES	5
R454	RES	25
R455	RES	5
R456	RES	22
R457	RES	14
R458	RES	22
R459	RES	22
R460	RES	22
R461	RES	28
R462	RES	22
R463	RES	22
R464	RES	22
R465	RES	28
R466	RES	28
R467	RES	14
R468	RES	34
R469	RES	22
R470	RES	22
R471	RES	28
R472	RES	22
R473	RES	22
R474	RES	22
R475	RES	22
R476	RES	22
R477	RES	22
R478	RES	22
R479	RES	22
R480	RES	22
R481	RES	22
R482	RES	22
R483	RES	22
R484	RES	22
R485	RES	22
R486	RES	27
R487	RES	27
R488	RES	27
R489	RES	27
R490	RES	27
R491	RES	27
R492	RES	27
R493	RES	27
R494	RES	27
R495	RES	27
R496	RES	27
R497	RES	27
R498	RES	27
R499	RES	27
R500	RES	27
R501	RES	27
R502	RES	27
R503	RES	26
R504	RES	26
R505	RES	27
R506	RES	26
R507	RES	26
R508	RES	27
R509	RES	27
R510	RES	27
R511	RES	27
R512	RES	27
R513	RES	26
R514	RES	27
R515	RES	27
R516	RES	27
R517	RES	27
R518	RES	27
R519	RES	27
R520	RES	27
R521	RES	32
R522	RES	32
R523	RES	32
R524	RES	32
R525	RES	34
R526	RES	34
R527	RES	34
R528	RES	34
R529	RES	34
R530	RES	25
R531	RES	34
R532	RES	34
R533	RES	32
R534	RES	32
R535	RES	34
R536	RES	34
R537	RES	32
R538	RES	32
R539	RES	32
R540	RES	24
R541	RES	24
R542	RES	24
R543	RES	22
R544	RES	22
R545	RES	24
R546	RES	24
R547	RES	25
R548	RES	32
R549	RES	20
R550	RES	32
R551	RES	32
R552	RES	12
R553	RES	12
R554	RES	34
R555	RES	20
R556	RES	20
R557	RES	34
R558	RES	20
R559	RES	20
R560	RES	29
R561	RES	29
R562	RES	29
R563	RES	29
R564	RES	29
R565	RES	14
R566	RES	34
R567	RES	14
R568	RES	14
R569	RES	23
R570	RES	24
R571	RES	34
R572	RES	32
R573	RES	24
R574	RES	14
R575	RES	29

R576	RES	29
R577	RES	23
R578	RES	24
R579	RES	24
R580	RES	29
R581	RES	29
R582	RES	29
R583	RES	29
R584	RES	29
R585	RES	29
R586	RES	29
R587	RES	29
R588	RES	29
R589	RES	29
R590	RES	29
R591	RES	29
R592	RES	29
R593	RES	29
R594	RES	29
R595	RES	29
R596	RES	29
R597	RES	29
R598	RES	29
R599	RES	29
R600	RES	29
R601	RES	34
R602	RES	29
R603	RES	23
R604	RES	31
R605	RES	31
R606	RES	17
R607	RES	17
R608	RES	17
R609	RES	17
R610	RES	17
R611	RES	23
R612	RES	17
R613	RES	17
R614	RES	17
R615	RES	17
R616	RES	23
R617	RES	17
R618	RES	8
R619	RES	8
R620	RES	8
R621	RES	8
R622	RES	8
R623	RES	8
R624	RES	8
R625	RES	8
R626	RES	8
R627	RES	8
R628	RES	8
R629	RES	8
R630	RES	13
R631	RES	33
R632	RES	17
R633	RES	25
R634	RES	33
R635	RES	33
R636	RES	17
R637	RES	6
R638	RES	8
R639	RES	8
R640	RES	8
R641	RES	8
R642	RES	8
R643	RES	8
R644	RES	8
R645	RES	8
R646	RES	8
R647	RES	33
R648	RES	8
R649	RES	8
R650	RES	8
R651	RES	8
R652	RES	8
R653	RES	8
R654	RES	8
R655	RES	8
R656	RES	8
R657	RES	8
R658	RES	8
R659	RES	25
R660	RES	33
R661	RES	25
R662	RES	33
R663	RES	31
R664	RES	8
R665	RES	8
R666	RES	8
R667	RES	8
R668	RES	8
R669	RES	8
R670	RES	8
R671	RES	33
R672	RES	33
R673	RES	31
R674	RES	9
R675	RES	33
R676	RES	33
R677	RES	8
R678	RES	8
R679	RES	8
R680	RES	8
R681	RES	8
R682	RES	8
R683	RES	8
R684	RES	8
R685	RES	8
R686	RES	25
R687	RES	25
R688	RES	25
R689	RES	25
R690	RES	31
R691	RES	9
R692	RES	6
R693	RES	8
R694	RES	8
R695	RES	8
R696	RES	8
R697	RES	8
R698	RES	8
R699	RES	8
R700	RES	25
R701	RES	25
R702	RES	25
R703	RES	25
R704	RES	25
R705	RES	25
R706	RES	33
R707	RES	6
R708	RES	33
R709	RES	6
R710	RES	30
R711	RES	30
R712	RES	6
R713	RES	30
R714	RES	18
R715	RES	30
R716	RES	30
R717	RES	30
R718	RES	18
R719	RES	18
R720	RES	30
R721	RES	18
R722	RES	18
R723	RES	18
R724	RES	18
R725	RES	30
R726	RES	18
R727	RES	30
R728	RES	30
R729	RES	30
R730	RES	30
R731	RES	30
R732	RES	30
R733	RES	30
R734	RES	30
R735	RES	30
R736	RES	30
R737	RES	24
R738	RES	30
R739	RES	24
R740	RES	30
R741	RES	30
R742	RES	30
R743	RES	33

R744	RES	30
R745	RES	30
R746	RES	14
R747	RES	24
R748	RES	5
R749	RES	25
R750	RES	22
R751	RES	25
R752	RES	25
R753	RES	22
R754	RES	23
R755	RES	5
R756	RES	18
R757	RES	33
R758	RES	23
R759	RES	24
R760	RES	20
R761	RES	20
R762	RES	20
R763	RES	20
R764	RES	20
R765	RES	20
R766	RES	20
R767	RES	20
R768	RES	25
R769	RES	25
R770	RES	25
R771	RES	25
R772	RES	25
R773	RES	25
R774	RES	25
R775	RES	5
R776	RES	25
R777	RES	28
R778	RES	25
R779	RES	20
R786	RES	20
R787	RES	21
R788	RES	21
R789	RES	23
R790	RES	33
R791	RES	33
R792	RES	33
R794	RES	33
R795	RES	33
R796	RES	33
R797	RES	33
R798	RES	17
R806	RES	25
R807	RES	25
R808	RES	25
R817	RES	25
R818	RES	19
R819	RES	19
R823	RES	19
R824	RES	19
R825	RES	19
R826	RES	19
R827	RES	19
R828	RES	19
R829	RES	19
R830	RES	19
R832	RES	19
R833	RES	19
R835	RES	19
R836	RES	19
R837	RES	19
R838	RES	19
R839	RES	19
R840	RES	20
R841	RES	21
R842	RES	21
R843	RES	21
RP1	RPAK10P2C	18
RP2	RPAK4P	8
RP3	RPAK4P	8
RP4	RPAK4P	14
RP5	RPAK4P	14
RP6	RPAK4P	14
RP7	RPAK4P	14
RP8	RPAK4P	14
RP9	RPAK4P	9
RP10	RPAK4P	13
RP11	RPAK4P	14
RP12	RPAK4P	9
RP13	RPAK4P	14
RP14	RPAK4P	9
RP15	RPAK4P	14
RP16	RPAK4P	13
RP17	RPAK4P	9
RP18	RPAK4P	24
RP19	RPAK4P	24
RP20	RPAK4P	9
RP21	RPAK4P	24
RP22	RPAK4P	9
RP23	RPAK4P	24
RP24	RPAK4P	24
RP25	RPAK4P	24
RP26	RPAK4P	24
RP27	RPAK4P	24
RP28	RPAK4P	24
RP29	RPAK4P	9
RP30	RPAK4P	24
RP31	RPAK4P	9
RP32	RPAK4P	13
RP33	RPAK4P	12
RP34	RPAK4P	12
RP35	RPAK4P	13
RP36	RPAK4P	12
RP37	RPAK4P	27
RP38	RPAK4P	27
RP39	RPAK4P	29
RP40	RPAK10P2C	23
RP41	RPAK4P	29
RP42	RPAK10P2C	23
RP43	RPAK4P	17
RP44	RPAK4P	17
RP45	RPAK4P	17
RP46	RPAK10P2C	6
RP47	RPAK4P	14
RP49	RPAK4P	19
RP50	RPAK4P	19
RP51	RPAK4P	19
RP52	RPAK2P	19
RP53	RPAK2P	19
RP54	RPAK2P	19
RP55	RPAK2P	19
RP56	RPAK2P	19
RP57	RPAK2P	19
RP58	RPAK2P	19
RP59	RPAK2P	19
RP60	RPAK4P	19
SH1	SHLD_3P_EMI	4
U1	COMPARATOR_LMC7211	30
U2	NC7S32	22
U3	AMP_MAX4172	30
U4	PWR_CNTRL_TPS2211	18
U5	FAN2558	5
U6	MAX1772	30
U7	MAX1717	33
U8	PCI1510GGU	18
U9	SN74AUC1G08	6
U10	SN74AUC1G08	6
U11	FEPR_1MX8	9
U12	SN74AUC1G04	7
U13	LTC1625	31
U14	COMPARATOR_LMC7211	31
U15	PI3B3257	33
U16	CBTV4020	10
U17	UPD720101_FBGA	17
U18	CBTV4020	10
U19	MAX1715	34
U20	NC7S32	29
U21	741125	23
U22	VREG_LP2951	31
U23	VREG_LP2951	31
U24	NC7S32	29
U25	NC7S32	29
U26	MAX6804	29
U27	CBTV4020	10
U28	CBTV4020	10
U29	M16C62	29
U30	CLK_GEN_CY25811	19
U31	CLK_GEN_CY28512	14
U32	LTC1778	20
U33	COMPARATOR_LMC7211	29
U34	VREG_MM1571J	21
U35	LTC3707	32

U36	TSB81BA3A	27
U37	VREG_LM2594	27
U38	VREG_LT1962	27
U39	741G32	22
U40	741G32	22
U42	COMPARATOR_LMC7211	22
U43	TRANSCEIVER_88E1111	26
U44	LTC1761	27
U45	LTC3405	26
U46	LTC3411	34
U47	RAGE_MBLTY_M11_CSP64_667	19 20 21
U48	TRA_SI6467BDQ	34
U49	VREG_LT1962	14
U50	TRA_SI3447DV	34
U51	INTREPID 8 9 12 13 14 15	
U52	EEPROM_32KX8_M24256B	6
U53	ADT7460	25
U54	AT90S1200	6
U55	OPAMP_LMC7111	30
U56	APOLLO_MPC7447A_360	5 6
U57	COMPARATOR_LMC7211	30
U58	SIL1162	19
U60	VREG_MM1571J	21
XW1	SHORT	30
XW2	SHORT	33
XW3	SHORT	31
XW4	SHORT	20
XW5	SHORT	20
XW6	SHORT	20
XW8	SHORT	34
XW9	SHORT	20
XW10	SHORT	34
XW11	SHORT	20
XW12	SHORT	20
XW13	SHORT	32
XW14	SHORT	22
XW15	SHORT	22
XW17	SHORT	34
XW21	SHORT	34
XW23	SHORT	34
XW25	SHORT	34
XW27	SHORT	33
XW28	SHORT	33
XW29	SHORT	33
XW30	SHORT	25
XW31	SHORT	32
XW32	SHORT	32
XW34	SHORT	5
Y1	CRYSTAL	17
Y2	CRYSTAL	14
Y3	CRYSTAL_4PIN	29
Y4	CRYSTAL	29
Y5	CRYSTAL_4PIN	26
ZT1	HOLE_VIA	4
ZT2	HOLE_VIA	4
ZT3	HOLE_VIA	4
ZT4	HOLE_VIA	4
ZT5	HOLE_VIA	4
ZT6	HOLE_VIA	4
ZT7	HOLE_VIA	4
ZT8	HOLE_VIA	4
ZT9	HOLE_VIA	4
ZT10	HOLE_VIA	4
ZT11	HOLE_VIA	4
ZT12	HOLE_VIA	4
ZT13	HOLE_VIA	4
ZT14	HOLE_VIA	4
ZT15	HOLE_VIA	4
ZT16	HOLE_VIA	4
ZT17	HOLE_VIA	4
ZT18	HOLE_VIA	4
ZT19	HOLE_VIA	4
ZT20	HOLE_VIA	4
ZT21	HOLE_VIA	4
ZT22	HOLE_VIA	4
ZT23	HOLE_VIA	4
ZT24	HOLE_VIA	4
ZT25	HOLE_VIA	4
ZT26	HOLE_VIA	4
ZT27	HOLE_VIA	4
ZT28	HOLE_VIA	4
ZT29	HOLE_VIA	4
ZT30	HOLE_VIA	4
ZT31	HOLE_VIA	4
ZT32	HOLE_VIA	4
ZT33	HOLE_VIA	4
ZT34	HOLE_VIA	4
ZT35	HOLE_VIA	4
ZT36	HOLE_VIA	4
ZT37	HOLE_VIA	4
ZT38	HOLE_VIA	4
ZT39	HOLE_VIA	4
ZT40	HOLE_VIA	4
ZT41	HOLE_VIA	4
ZT42	HOLE_VIA	4
ZT43	HOLE_VIA	4
ZT44	HOLE_VIA	4
ZT45	HOLE_VIA	4
ZT46	HOLE_VIA	4
ZT47	HOLE_VIA	4
ZT48	HOLE_VIA	4
ZT49	HOLE_VIA	4
ZT50	HOLE_VIA	4
ZT51	HOLE_VIA	4
ZT52	HOLE_VIA	4
ZT53	HOLE_VIA	4
ZT54	HOLE_VIA	4
ZT55	HOLE_VIA	4
ZT56	HOLE_VIA	4
ZT57	HOLE_VIA	4
ZT58	HOLE_VIA	4
ZT59	HOLE_VIA	4
ZT60	HOLE_VIA	4
ZT61	HOLE_VIA	4
ZT62	HOLE_VIA	4
ZT63	HOLE_VIA	4
ZT64	HOLE_VIA	4
ZT65	HOLE_VIA	4
ZT66	HOLE_VIA	4
ZT67	HOLE_VIA	4
ZT68	HOLE_VIA	4
ZT69	HOLE_VIA	4
ZT70	HOLE_VIA	4
ZT71	HOLE_VIA	4
ZT72	HOLE_VIA	4
ZT73	HOLE_VIA	4
ZT74	HOLE_VIA	4
ZT75	HOLE_VIA	4
ZT76	HOLE_VIA	4
ZT77	HOLE_VIA	4
ZT78	HOLE_VIA	4
ZT79	HOLE_VIA	4
ZT80	HOLE_VIA	4
ZT81	HOLE_VIA	4
ZT82	HOLE_VIA	4
ZT83	HOLE_VIA	4
ZT84	HOLE_VIA	4
ZT85	HOLE_VIA	4
ZT86	HOLE_VIA	4