




SYSTEM BLOCK DIAGRAM


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6598	01
SCALE	SHT		
	3 OF 44		

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
1/2 OZ CU THICKNESS: 0.7 MILS
1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
DIELECTRIC: FR-4
LAYER COUNT: 12
SIGNAL TRACE WIDTH: 4 MILS
SIGNAL TRACE SPACING: 4 MILS
PREPREG THICKNESS: 2-3 MILS


SEE PCB CAD FILES FOR MORE SPECIFIC INFO.

BOARD STACK-UP AND CONSTRUCTION


20R10 TH VIA OR VIA IN PAD

1	SIGNAL (1/3 OZ + COPPER PLATING)	
2	PREPREG (3MIL)	GROUND (1/2 OZ)
3	LAMINATE (4MIL)	SIGNAL (1/2 OZ)
4	PREPREG (3MIL)	
5	LAMINATE (4MIL)	GROUND (1/2 OZ)
6	PREPREG (2MIL)	CUT POWER PLANE(1 OZ)
7	LAMINATE (3MIL)	CUT POWER PLANE(1 OZ)
8	PREPREG (2MIL)	GROUND (1/2 OZ)
9	LAMINATE (4MIL)	SIGNAL (1/2 OZ)
10	PREPREG (3MIL)	SIGNAL (1/2 OZ)
11	LAMINATE (4MIL)	GROUND (1/2 OZ)
12	PREPREG (3MIL)	SIGNAL (1/3 OZ + COPPER PLATING)

BOARD HOLES



GROUND VIAS




BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6598	01
SCALE	SHT	OF
NONE	4	44



MPC7447 MAXBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6598		01
	SCALE		SHT	OF
	NONE		5	44



APPLE COMPUTER INC.



BOOT BANGER - LMU PERORMS THIS FUNCTION IF NEEDED
SEE PAGE 22

MPC7447/BBANG

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6598	REV.	01
SCALE	NONE	SHT	6	OF	44

CPU PLL CONFIG CIRCUITRY


CPU FREQUENCY CONFIGURATION

APOLLO 7

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY) 167MHZ 133MHZ		CPU_PLL_CFG		
	(MHZ)		4 E	0123 ABCD	HEX
0.0X	PLL OFF		0	1111	0F
1.0X	PLL BYPASS		0	0011	03
2.0X	333	267	0	0100	04
3.0X	500	400	0	1000	08
4.0X	667	533	0	1010	0A
5.0X	833	667	0	1011	0B
5.5X	917	733	0	1001	09
6.0X	1000	800	0	1101	0D
6.5X	1083	867	0	0101	05
7.0X	1167	933	0	0010	02
7.5X	1250	1000	0	0001	01
8.0X	1333	1067	0	1100	0C
8.5X	1417	1133	0	0110	06
9.0X	1500	1200	1	0111	17
9.5X	1583	1267	0	0111	07
10.0X	1667	1333	1	1010	1A
10.5X	1750	1400	1	1000	18
11.0X	1833	1467	1	1001	19
11.5X	1917	1533	0	0000	00
12.0X	2000	1600	1	1011	1B
12.5X	2083	1667	1	1111	1F
13.0X	2167	1733	1	0101	15
13.5X	2250	1800	0	1110	0E
14.0X	2333	1867	1	1100	1C
15.0X	2500	2000	1	0001	11
16.0X	2667	2133	1	1101	1D
17.0X	2833	2267	1	0000	10
18.0X	3000	2400	1	0010	12
20.0X	3333	2667	1	0011	13
21.0X	3500	2800	1	0100	14
24.0X	4000	3200	1	0110	16
28.0X	4667	3733	1	1110	1E


CPU CONFIGURATION

MAXBUS VSEL



DESKTOP HAD PROBLEM USING
INVERTER TO INVERT HRESET_L
NEED TO CHARACTERIZE

BUSTYPE SELECT



APOLLO ONLY SUPPORTS MAXBUS

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6598	01
SCALE	SHT	OF
NONE	7	44



SEL = LOW; HOST = B PORT; A PORT = 1000HM TO GND
SEL = HIGH; HOST = A PORT; B PORT = 1000HM TO GND
MEM_MUXSEL_H<0> AND MEM_MUXSEL_L<0> ARE ACTIVE LOW
MEM_MUXSEL_H<1> AND MEM_MUXSEL_L<1> ARE ACTIVE HIGH

ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG

16BIT 2:1 DDR MUXES


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6598	01
SCALE	SHT	
NONE	10 ^{OF} 44	



STANDARD
SLOT "A"
FACTORY SLOT

REVERSED
SLOT "B"
CUSTOMER SLOT

DDR VREF
ONE 0.1UF PER SLOT

DDR BYPASS CAPS
SLOT "A"

FOR RETURN CURRENT

SLOT "B"

DDR SODIMM CONNS


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6598	01
SCALE	SHT	
NONE	11 OF 44	







Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6598	01
SCALE	SHT		OF
	NONE		16 44





[illegible]


SCALE NONE	SHT 20 OF 44
---------------	--------------



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-6598	01
SCALE	SHT	21 OF 44
NONE		




APPLE COMPUTER INC.

EXTERNAL VIDEO (DVI) INTERFACE

ANALOG FILTERING PLACE CLOSE TO CONNECTOR




TMD5 FILTERING PLACE CLOSE TO CONNECTOR



S-VIDEO/COMP OUT INTERFACE


Place GND shorts at graphics controller



Place GND shorts at graphics controller


DVI DDC CURRENT LIMIT

(55mA requirement per DVI spec)



3V LEVEL SHIFTERS

Isolation required for DVI power switch




NOTE: Pulldown for DVI_HPD provided by DVI power switch interface
NOTE: DVI_HPD SHARES Q68 WITH ALS BECAUSE OF BOARD REAL ESTATE


LCD INTERFACE

LVDS INTERFACE

100K pull-ups are for no-panel case (development)
Panel has 2K pull-ups




LCD POWER SWITCHES




DVI POWER SWITCH

Power key detect path when system is shutdown or asleep...
DDC CLK is isolated from NV17M DURING SHUTDOWN. WHEN power key on remote device is pressed, 5V will be driven into DDC CLK. Since host rails will be low, TP0610 will turn on driving soft PWR_ON low. As host rails rise, TP0610 will turn off, as will remote device path into DDC CLK. Isolation will be disabled as well.



INVERTER INTERFACE




VIDEO CONNECTORS


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6598	01
SCALE	SHT	22	44
	NONE		




MLB - ALS SENSOR




LMU




BOOT BANGER E2PROM




SLEEP LED




SPIDEY FLEX



KEYBOARD PULLUPS




KB LED DRIVER



BOOT BANGING SIGNAL DEFINITION
1/ BBANG.HRESET_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
2/ PMU.HRESET_L (3V INPUT INTO LMU)
3/ BBANG.JTAG.TCK (REGULAR OUTPUT)
4/ JTAG.CPU.TMS (OPEN COLLECTOR OUTPUT - 4700HM PULLUP ON MLB)
5/ JTAG.CPU.TDI (OPEN COLLECTOR OUTPUT - 4700HM PULLUP ON MLB)
6/ JTAG.CPU.TRST_L (OPEN COLLECTOR OUTPUT - 4700HM PULLUP ON MLB)

LMU PULL-DOWNS



LMU/BOOTBANGER/SPIDEY





NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D



A



D




A

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SOUND BOARD (SOUSAPHONE)

AUDIO - SNAPPER
SND - INTREPID

MODEM

SUPPORTS BOTH THE LAST DASH AND Q52 SOFT MODEM

SERIAL DEBUG INTERFACE

DEBUG POWER BUTTON

DEBUG JUMPERS

RIGHT FAN (GPU)

LEFT FAN (CPU)


THERM ISOLATION

FAN INTERFACE

KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER

KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER

PLACE XW9 CLOSE TO 5V SWITCHER (U27)
PLACE CAPS AS CLOSE TO THERMISTORS AS POSSIBLE
PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY



FAN/MODEM/SOUND/SLEEP LED/DEBUG

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6598	01
	SCALE	SHT	25 OF 44
	NONE		



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0608	197S0038	NEC_USB	Y5	ALT FOR SIWARD

Y7 LOAD CAPACITANCE IS 16PF

CRITICAL NEC_USB

Y5 30.0000M

1 8X4.5MM-SM

2 8X4.5MM-SM

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

1 100

2 100

PLACE NEAR J3

SUTRO CONNECTOR

PLACE NEAR J12

BUBBA CONNECTOR

USB 2.0

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-6598


01


SCALE

NONE

SHT

26 OF 44





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0011	197S0052	?	G1	SIWARD ALT FOR FW OSC

DSX STRAP OPTIONS

- 0 -> BILINGUAL PORT
- 1 -> A-ONLY PORT

PLACE NEAR PHY

PLACE NEAR PHY

FIREWIRE


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6598	01
SCALE	SHT	
NONE	28	44



UNDERVOLTAGE RESET CIRCUIT



PMU KEYBOARD RESET CIRCUIT




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0704	197S0041		Y6	ALT CRYSTAL SIZE
197S0604	197S0041		Y6	ALT FOR SIWARD

Q11 ADAPTER DETECTION SCHEME

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V-2.066V	1.65V-2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V-2.661V	2.31V-2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V-0.663V	0.33V-0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V-3.28V	2.97V-3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS


A29 DETECT CIRCUIT



PMU

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6598	01
SCALE	NONE	SHT	30 OF 44



DC POWER INPUT

(POWER JACK, ETC. ON SEPARATE BOARD)

CRITICAL

J18 87438-0833

1 CHARGE_LED_L 30 39

2 38 32 +ADAPTER

3 4

4 5

5 6

6 7

7 8

8 ADAPTER_DET 30 39

DC INRUSH LIMITER

PLACE U23 NEXT TO R460

U23 SENSE VOLTAGE DROP ACROSS R460

1MSEC INTEGRATION TIME

BATTERY SWITCH-OVER CIRCUIT

GREATER THAN 13.5V DETECT

SWITCHER VOLTAGE CONTROL

PMU SELECTS BETWEEN TWO VOLTAGES

SWITCHER CURRENT CONTROL

CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V

CHARGE THROTTLED BY LOW BATTERY VOLTAGE

OD OUTPUT LOW - WHEN AC GREATER THAN 18V

BATTERY CONNECTOR

CRITICAL

J25 87438-0833

1 39 +BATT_POS

2 38 (BATT_IN_PD)

3 39 BATT_CLK

4 38 BATT_DATA

5 39 PMU_BATT_DET_L 30 39

6 38 BATT_NEG

7 39

8 38

BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6598	01
SCALE	SHT	OF
NONE	31	44



12.8V PBUS SUPPLY

PBUS HOLD-UP CAPS

BACKUP BATTERY / USB CONNECTOR

PMU SUPPLY

12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6598	01
SCALE	SHT		
	32 44		


3.3V/5V MAIN SUPPLY



1.5V/2.5V SWITCHER



1.8V SWITCHER



1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-6598	01
---	----------	----

SCALE	SHI	35	44
NONE			

8		7		6		5		4		3		2		1	
DIGITAL SIGNALS	MAXBUS	GROUP	SIG_NAME		MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM					
		CPU_AACK_L					250.0000	10 MIL SPACING							
		CPU_ADDR<0...31>		5			250				83 MHZ				
		CPU_ARTRY_L					250.0000	10 MIL SPACING							
		CPU_BG_L					250.0000	10 MIL SPACING							
		CPU_BR_L					250.0000	10 MIL SPACING							
		CPU_CI_L		5			250.0000								
		CPU_DATA<0...31>		5			250				83 MHZ				
		CPU_DATA<32...63>		5			250				83 MHZ				
		CPU_DBG_L		5			250.0000	10 MIL SPACING							
CPU_DTI<0...2>			5			250									
CPU_DRDY_L_UF							10 MIL SPACING								
CPU_DRDY_L						250.0000	10 MIL SPACING								
CPU_GBL_L			5			250.0000									
CPU_HIT_L						250.0000	10 MIL SPACING								
CPU_OACK_L			5			250.0000	10 MIL SPACING								
CPU_QREQ_L						250.0000	10 MIL SPACING								
CPU_TA_L						250.0000	10 MIL SPACING								
CPU_TBST_L			5			250.0000	10 MIL SPACING								
CPU_TEA_L						250.0000									
CPU_TS_L						250.0000	10 MIL SPACING								
CPU_TSI2<0...2>			5			250									
CPU_TT<0...4>			5			250									
CPU_WT_L			5			250.0000									
DIGITAL SIGNALS		GROUP 0													
	MEM_DATA<7...0>			4			200				167 MHZ				
	RAM_DATA_A<7...0>			4			200								
	RAM_DATA_B<7...0>			4			200								
	MEM_DQS<0>			TOTAL LENGTH CONTROLLED BY SPREADSHEET				200			167 MHZ				
	RAM_DQS_A<0>			4			200								
	RAM_DQS_B<0>			4			200								
	MEM_DQM<0>			4			200								
	RAM_DQM_A<0>			4			200								
	RAM_DQM_B<0>			4			200								
MEM_DATA<15...8>			4			200				167 MHZ					
RAM_DATA_A<15...8>			4			200									
RAM_DATA_B<15...8>			4			200				167 MHZ					
MEM_DQS<1>			4			TOTAL LENGTH CONTROLLED BY SPREADSHEET		200							
RAM_DQS_A<1>			4			200									
RAM_DQS_B<1>			4			200									
MEM_DQM<1>			4			200									
RAM_DQM_A<1>			4			200									
RAM_DQM_B<1>			4			200									
MEM_DATA<31...16>			4			200				167 MHZ					
RAM_DATA_A<31...16>			4			200									
RAM_DATA_B<31...16>			4			200									
MEM_DQS<3...2>			4			TOTAL LENGTH CONTROLLED BY SPREADSHEET		200			167 MHZ				
RAM_DQS_A<3...2>			4			200									
RAM_DQS_B<3...2>			4			200									
MEM_DQM<3...2>		4			200										
RAM_DQM_A<3...2>		4			200										
RAM_DQM_B<3...2>		4			200										
MEM_DATA<47...32>		4			200				167 MHZ						
RAM_DATA_A<47...32>		4			200										
RAM_DATA_B<47...32>		4			200										
MEM_DQS<5...4>		4			TOTAL LENGTH CONTROLLED BY SPREADSHEET		200			167 MHZ					
RAM_DQS_A<5...4>		4			200										
RAM_DQS_B<5...4>		4			200										
MEM_DQM<5...4>		4			200										
RAM_DQM_A<5...4>		4			200					167 MHZ					
RAM_DQM_B<5...4>		4			200					167 MHZ					
MEM_DATA<55...48>		4			200					167 MHZ					
RAM_DATA_A<55...48>		4			200										
RAM_DATA_B<55...48>		4			200										
MEM_DQS<6>		4			TOTAL LENGTH CONTROLLED BY SPREADSHEET		200			167 MHZ					
RAM_DQS_A<6>		4			200										
RAM_DQS_B<6>		4			200										
MEM_DQM<6>		4			200										
RAM_DQM_A<6>		4			200										
RAM_DQM_B<6>		4			200										
MEM_DATA<63...56>		4			200					167 MHZ					
RAM_DATA_A<63...56>		4			200										
RAM_DATA_B<63...56>		4			200										
MEM_DQS<7>		4			TOTAL LENGTH CONTROLLED BY SPREADSHEET		200			167 MHZ					
RAM_DQS_A<7>		4			200										
RAM_DQS_B<7>		4			200										
MEM_DQM<7>		4			200										
RAM_DQM_A<7>		4			200										
RAM_DQM_B<7>		4			200										
MEM_ADDR<12...0>		4							83 MHZ						
RAM_ADDR<12...0>		6			200										
MEM_BA<1...0>		4													
RAM_BA<1...0>		6			200										
MEM_CS_L<3...0>		4													
RAM_CS_L<3...0>		6			200										
MEM_CKE<3...0>		4													
RAM_CKE<3...0>		6			200										
MEM_RAS_L		4													
RAM_RAS_L					200.0000										
MEM_CAS_L		4													
RAM_CAS_L					200.0000										
MEM_WE_L		4													
RAM_WE_L					200.0000										
MEM_MUXSEL_H<1...0>		3													
MEM_MUXSEL_L<1...0>		3													
RAM_MUXSEL_H		5													
RAM_MUXSEL_L		5													
DIGITAL SIGNALS	GROUP 1														
		MEM_DATA<15...8>		4			200				167 MHZ				
		RAM_DATA_A<15...8>		4			200								
		RAM_DATA_B<15...8>		4			200								
		MEM_DQS<1>		4			TOTAL LENGTH CONTROLLED BY SPREADSHEET		200						
		RAM_DQS_A<1>		4			200								
		RAM_DQS_B<1>		4			200								
		MEM_DQM<1>		4			200								
		RAM_DQM_A<1>		4			200								
		RAM_DQM_B<1>		4			200								
MEM_DATA<31...16>			4			200				167 MHZ					
RAM_DATA_A<31...16>			4			200									
RAM_DATA_B<31...16>			4			200									
MEM_DQS<3...2>			4			TOTAL LENGTH CONTROLLED BY SPREADSHEET		200			167 MHZ				
RAM_DQS_A<3...2>			4			200									
RAM_DQS_B<3...2>			4			200									
MEM_DQM<3...2>			4			200									
RAM_DQM_A<3...2>			4			200									
RAM_DQM_B<3...2>			4			200									
MEM_DATA<47...32>			4			200				167 MHZ					
RAM_DATA_A<47...32>			4			200									
RAM_DATA_B<47...32>			4			200									
MEM_DQS<5...4>			4			TOTAL LENGTH CONTROLLED BY SPREADSHEET		200			167 MHZ				
RAM_DQS_A<5...4>			4			200									
RAM_DQS_B<5...4>			4			200									
MEM_DQM<5...4>		4			200										
RAM_DQM_A<5...4>		4			200					167 MHZ					
RAM_DQM_B<5...4>		4			200					167 MHZ					
MEM_DATA<55...48>		4			200					167 MHZ					
RAM_DATA_A<55...48>		4			200										
RAM_DATA_B<55...48>		4			200										
MEM_DQS<6>		4			TOTAL LENGTH CONTROLLED BY SPREADSHEET		200			167 MHZ					
RAM_DQS_A<6>		4			200										
RAM_DQS_B<6>		4			200										
MEM_DQM<6>		4			200										
RAM_DQM_A<6>		4			200										
RAM_DQM_B<6>		4			200										
MEM_DATA<63...56>		4			200					167 MHZ					
RAM_DATA_A<63...56>		4			200										
RAM_DATA_B<63...56>		4			200										
MEM_DQS<7>		4			TOTAL LENGTH CONTROLLED BY SPREADSHEET		200			167 MHZ					
RAM_DQS_A<7>		4			200										
RAM_DQS_B<7>		4			200										
MEM_DQM<7>		4			200										
RAM_DQM_A<7>		4			200										
RAM_DQM_B<7>		4			200										
MEM_ADDR<12...0>		4							83 MHZ						
RAM_ADDR<12...0>		6			200										
MEM_BA<1...0>		4													
RAM_BA<1...0>		6			200										
MEM_CS_L<3...0>		4													
RAM_CS_L<3...0>		6			200										
MEM_CKE<3...0>		4													
RAM_CKE<3...0>		6			200										
MEM_RAS_L		4													
RAM_RAS_L					200.0000										
MEM_CAS_L		4													

</

8					7					6					5					4					3					2					1																						
POWER NET CONSTRAINTS																																																									
GROUP					SIG_NAME					VOLTAGE					MIN_LINE_WIDTH					MIN_NECK_WIDTH					GROUP					SIG_NAME					VOLTAGE					MIN_LINE_WIDTH					MIN_NECK_WIDTH												
D	MAIN/SLEEP	+24V_PBUS			VOLTAGE=24V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			39			CPU	CPU_VCORE_SLEEP			VOLTAGE=1.4V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			5 6 34 39			DDR RAM	DDR_VREF			VOLTAGE=1.25V			MIN_LINE_WIDTH=10			MIN_NECK_WIDTH=10			11											
		+BATT			VOLTAGE=12.6V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			39				CPU_AVDD			VOLTAGE=1.4V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			5 6 7 8 15 16 23 34				INTREPID PLLS			+2.5V INTREPID			VOLTAGE=2.5V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			9 10 15 16								
		+PBUS			VOLTAGE=12.8V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			39				MAXBUS_SLEEP			VOLTAGE=1.8V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			5																											
		+5V_MAIN			VOLTAGE=5V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			39																																											
		+5V_SLEEP			VOLTAGE=5V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			39																																											
		+3V_MAIN			VOLTAGE=3.3V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			39																																											
		+3V_SLEEP			VOLTAGE=3.3V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=6			39																																											
		+3V_PMU			VOLTAGE=3.3V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			39																																											
		+2.5V_MAIN			VOLTAGE=2.5V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			39																																											
		+2.5V_SLEEP			VOLTAGE=2.5V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			39																																											
		+1.8V_MAIN			VOLTAGE=1.8V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=6			39																																											
		+1.8V_SLEEP			VOLTAGE=1.8V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			39																																											
		+1.5V_MAIN			VOLTAGE=1.5V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			39																																											
		+1.5V_SLEEP			VOLTAGE=1.5V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			39																																											
		+1.5V_LDO			VOLTAGE=1.5V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			35																																											
		+1.5V_SLEEP_VIN			VOLTAGE=1.5V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			35																																											
C	ADAPTER	+ADAPTER			VOLTAGE=24V			MIN_LINE_WIDTH=50			MIN_NECK_WIDTH=10			31 32			CARDBUS	+VCC_CBUS_SW			VOLTAGE=3.3V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			17			ATI M10	+VPP_CBUS_SW			VOLTAGE=6V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			17											
		+ADAPTER_SW			VOLTAGE=24V			MIN_LINE_WIDTH=50			MIN_NECK_WIDTH=10			31				GPU_VCORE			VOLTAGE=1.2V			MIN_LINE_WIDTH=30			MIN_NECK_WIDTH=10			18 19 39				GPU_MEM			VOLTAGE=2.5V			MIN_LINE_WIDTH=30			MIN_NECK_WIDTH=10			18 21											
		+ADAPTER_SENSE			VOLTAGE=24V			MIN_LINE_WIDTH=50			MIN_NECK_WIDTH=10			31				+3V_GPU			VOLTAGE=3.3V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			12 18 19 21				+1.5V_AGP			VOLTAGE=1.5V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			12 15 16 18 19 21											
B	BATTERY CHARGER	+BATT_POS			VOLTAGE=18.8V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			31 39			REFERENCE	INT_MEM_VREF			VOLTAGE=1.25V			MIN_LINE_WIDTH=10			MIN_NECK_WIDTH=10			9			SILICON	+3V_SI_PLLVCC			VOLTAGE=3.3V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=8			20											
		BATT_NEG			VOLTAGE=0V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			31 39				INT_AGP_VREF			VOLTAGE=1.25V			MIN_LINE_WIDTH=10			MIN_NECK_WIDTH=10			12 18				+3V_SI_AVCC			VOLTAGE=3.3V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=8			20											
		1772_DCIN			VOLTAGE=24V			MIN_LINE_WIDTH=10			31			INT_MEM_REF_H				VOLTAGE=0V			MIN_LINE_WIDTH=10			MIN_NECK_WIDTH=10			9			+3V_SI_VCC				VOLTAGE=3.3V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=8			20														
		1772_LX			VOLTAGE=12.6V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			31				UTDE_REF			VOLTAGE=0V			MIN_LINE_WIDTH=8			MIN_NECK_WIDTH=10			13																											
		+BATT_14V_FUSE			VOLTAGE=12.6V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			31																																											
		+BATT_24V_FUSE			VOLTAGE=12.6V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			31																																											
		+BATT_RSNS			VOLTAGE=12.6V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			31																																											
		+BATT_VSNS			VOLTAGE=12.6V			MIN_LINE_WIDTH=10			MIN_NECK_WIDTH=10			31																																											
		1772_LDO			VOLTAGE=5.4V			MIN_LINE_WIDTH=10			31																																														
		1772_DLOV			VOLTAGE=5.4V			MIN_LINE_WIDTH=10			31																																														
		1772_GND			VOLTAGE=0V			MIN_LINE_WIDTH=10			31																																														
A	PMU	+ADAPTER_ILIM			VOLTAGE=24V			MIN_LINE_WIDTH=10			32			CARDBUS	GPU_VCORE			VOLTAGE=1.2V			MIN_LINE_WIDTH=30			MIN_NECK_WIDTH=10			18 19 39			ATI M10	+GPU_MCLK			VOLTAGE=2.5V			MIN_LINE_WIDTH=10			MIN_NECK_WIDTH=10			21														
		+ADAPTER_OR_BATT			VOLTAGE=24V			MIN_LINE_WIDTH=10			32				GPU_MEM_I0			VOLTAGE=2.5V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			21				+1.8V_GPU			VOLTAGE=1.8V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			10 19 20 21														
		+4.85V_RAW			VOLTAGE=4.85V			MIN_LINE_WIDTH=10			30 32				GPU_MEM_I0_FLT			VOLTAGE=2.5V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			21				+2.5V_GPU_PNLIO			VOLTAGE=2.5V			MIN_LINE_WIDTH=20			MIN_NECK_WIDTH=10			21														
		+4.6V_BU			VOLTAGE=4.6V			MIN_LINE_WIDTH=10			32 33				+GPU_MEMCORE			VOLTAGE=2.5V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			21				+1.8V_ATI_PVDD			VOLTAGE=1.8V			MIN_LINE_WIDTH=20			MIN_NECK_WIDTH=10			19 21														
		+4.85V_ESR			VOLTAGE=4.85V			MIN_LINE_WIDTH=10			32				+1.8V_GPU			VOLTAGE=1.8V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			10 19 20 21				+2.5V_SLEEP_NECK1			VOLTAGE=1.8V			MIN_LINE_WIDTH=10			MIN_NECK_WIDTH=10			10														
		+3V_PMU_ESR			VOLTAGE=3.3V			MIN_LINE_WIDTH=10			25 30				+GPU_MCLK			VOLTAGE=2.5V			MIN_LINE_WIDTH=10			MIN_NECK_WIDTH=10			21				+1.5V_AGP_GPU			VOLTAGE=1.5V			MIN_LINE_WIDTH=20			MIN_NECK_WIDTH=10			19														
		+3V_PMU_AVCC			VOLTAGE=3.3V			MIN_LINE_WIDTH=10			25 30				+1.8V_GPU_AVDDQ			VOLTAGE=1.8V			MIN_LINE_WIDTH=10			MIN_NECK_WIDTH=10			21				+1.5V_GPU_VDDI5			VOLTAGE=1.5V			MIN_LINE_WIDTH=20			MIN_NECK_WIDTH=10			19														
		B	MISC HD	+5V_HD_SLEEP			VOLTAGE=5V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			24 33			SILICON	+3V_ATI_OSC_SLEEP			VOLTAGE=3.3V			MIN_LINE_WIDTH=10			MIN_NECK_WIDTH=10			18			IMIAGE	+2.5V_SLEEP_NECK2			VOLTAGE=3.3V			MIN_LINE_WIDTH=10			MIN_NECK_WIDTH=10			21									
+HD_LOGIC_SLEEP				VOLTAGE=3.3V			MIN_LINE_WIDTH=25			MIN_NECK_WIDTH=10			24			+3V_ATI_SS				VOLTAGE=3.3V			MIN_LINE_WIDTH=10			MIN_NECK_WIDTH=10			18			+GPU_VDDI5_UF				VOLTAGE=1.8V			MIN_LINE_WIDTH=20			MIN_NECK_WIDTH=10			10												
A	TRACKPAD	+5V_TPAD_SLEEP			VOLTAGE=5V			MIN_LINE_WIDTH=10			23 39			SILICON	+2.5V_SLEEP_NECK			VOLTAGE=1.8V			MIN_LINE																																				

8		7		6		5		4		3		2		1	
FUNCTIONAL TEST POINTS															
FUNC_TEST=YES JTAG_ASIC_TMS 13 27 FUNC_TEST=YES JTAG_ASIC_TDI 27 FUNC_TEST=YES JTAG_ASIC_TDO 13 14 FUNC_TEST=YES JTAG_ASIC_TCK 13 27 FUNC_TEST=YES JTAG_ASIC_TRST_L 13 27 FUNC_TEST=YES CPU_CHKSTP_OUT_L 5 FUNC_TEST=YES CPU_SRESET_L 5 FUNC_TEST=YES CPU_HRESET_L 5 7 23 FUNC_TEST=YES JTAG_CPU_TMS 5 23 FUNC_TEST=YES JTAG_CPU_TDI 5 23 FUNC_TEST=YES JTAG_CPU_TDO_TP 5 FUNC_TEST=YES JTAG_CPU_TCK 5 23 FUNC_TEST=YES JTAG_CPU_TRST_L 5 23 39 FUNC_TEST=YES TMDS_CONN_CLKP 22 27 FUNC_TEST=YES VGA_R 22 FUNC_TEST=YES VGA_G 22 FUNC_TEST=YES VGA_B 22 FUNC_TEST=YES VGA_VSYNC 22 FUNC_TEST=YES VGA_HSYNC 22 FUNC_TEST=YES DVI_DDC_CLK_UF 22 FUNC_TEST=YES DVI_DDC_DATA_UF 22 FUNC_TEST=YES TV_C 22 FUNC_TEST=YES TV_Y 22 FUNC_TEST=YES TV_COMP 22 FUNC_TEST=YES SND_TO_AUDIO 14 25 FUNC_TEST=YES SND_SYNC 14 25 FUNC_TEST=YES SND_CLKOUT 14 25 36 FUNC_TEST=YES PCI_AD<7> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<8> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<9> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<10> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<11> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<12> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<13> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<14> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<15> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<16> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<17> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<18> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<19> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<20> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<21> 12 17 24 26 37 FUNC_TEST=YES PCI_AD<22> 12 17 24 26 37 FUNC_TEST=YES PCI_AD<23> 12 17 24 26 37 FUNC_TEST=YES PCI_AD<24> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<25> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<26> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<27> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<28> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<29> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<30> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<31> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<32> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<33> 9 12 17 24 26 37 FUNC_TEST=YES PCI_AD<34> 12 17 24 26 37 FUNC_TEST=YES PCI_TRDY_L 12 17 24 26 37 FUNC_TEST=YES PCI_IRDY_L 12 17 24 26 37 FUNC_TEST=YES PCI_DEVSEL_L 12 17 24 26 37 FUNC_TEST=YES PCI_STOP_L 12 17 24 26 37 FUNC_TEST=YES PCI_PAR 12 17 24 26 37 FUNC_TEST=YES PCI_CBE<0> 12 17 24 26 37 FUNC_TEST=YES PCI_CBE<1> 12 17 24 26 37 FUNC_TEST=YES PCI_CBE<2> 12 17 24 26 37 FUNC_TEST=YES PCI_CBE<3> 12 17 24 26 37 FUNC_TEST=YES AIRPORT_PCI_REQ_L 12 24 FUNC_TEST=YES AIRPORT_PCI_GNT_L 12 24 FUNC_TEST=YES AIRPORT_PCI_INT_L 14 24 FUNC_TEST=YES EIDE_OPTICAL_DATA<0> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DATA<1> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DATA<2> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DATA<3> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DATA<4> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DATA<5> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DATA<6> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DATA<7> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DATA<8> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DATA<9> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DATA<10> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DATA<11> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DATA<12> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DMA<0> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DMA<1> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DMA<2> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DMA<3> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DMA<4> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DMA<5> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DMA<6> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DMA<7> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DMA<8> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DMA<9> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DMA<10> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DMA<11> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DMA<12> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DMA<13> 24 37 FUNC_TEST=YES EIDE_OPTICAL_DMA<14> 24 37 FUNC_TEST=YES															

REVISION HISTORY

12/11/03

```

1) IMPORTED Q41 PRODUCTION RELEASE SCHEMATIC
2) CHANGED CPU U43 TO A7PM
3) CHANGED P41 CONNECTIONS FOR NEW CPU
4) CHANGED P41 CONNECTIONS FOR NEW CPU
5) CHANGED P41 CONNECTIONS FOR NEW CPU
6) CHANGED P41 CONNECTIONS FOR NEW CPU
7) CHANGED P41 CONNECTIONS FOR NEW CPU
8) CHANGED P41 CONNECTIONS FOR NEW CPU
9) CHANGED P41 CONNECTIONS FOR NEW CPU

```

12/15/03

```

10) CHANGED PIN 4 (DCDC_EN) ON J11 TO NEC_RIGHT_USBOVERCURRENT
11) CHANGED PIN 11 OF J11 TO NC

```

12/16/03

```

12) ADDED R633 AS PULLUP ON JTAG ASIC TDI
13) CHANGED CPU_TEMP_DM TO CPU_THERM_DM
14) CHANGED GPU_TEMP_DP TO GPU_THERM_DP
15) CHANGED GPU_THERM_DP TO GPU_THERM_DP_TP
16) CHANGED GPU_THERM_DM TO GPU_THERM_DM_TP
17) FIXED MISSED CONNECTION WITH MAXBUS_SLEEP TO CPU

```

12/17/03

```

18) CHANGED R657 (EXTPLL SDWN POL BOOT STRAP) TO NO STUFF AND REMOVED NO STUFF FROM R153
19) UPDATE DIFF NET SPACING TYPE PROPERTY ON POWER SUPPLY SENSE AND THERMAL DIODE DIFF PAIRS
20) CHANGED FIREWIRE OSCILLATOR (G1) TO NEW PREFERRED SUNNY PART

```

12/18/03

21) CHANGED MAX VIA COUNT ON ALL AGP STB NETS TO 5 TO CLEAR DRCS

** RELEASED FOR EVT **

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6598	01
SCALE	SHT	OF
NONE	40	44

8	7	6	5	4	3	2	1
D	*** Signal Cross-Reference for the entire design ***						
	+1.V_MARVELL	2702> 3883>					
	+1.V_APV	1806> 1806> 1204> 1505> 1604>					
	+1.V_BOOST	1886> 2106> 38C3>					
	+1.V_APV_GPU	1806> 3883>					
	+1.V_GPU_VDD1	1903> 3883>					
	+1.V_INTREPID_P1	1036> 1204> 1206> 1406> 38B3>					
	+1.V_INTREPID_P11	1434> 38B3>					
	+1.V_INTREPID_P12	1403> 38B3>					
	+1.V_INTREPID_P13	1403> 38B3>					
C	+1.V_SLEEP_P1	38C3>					
	+1.V_SLEEP_P11	1403> 38B3>					
	+1.V_SLEEP_P12	1403> 38B3>					
	+1.V_SLEEP_P13	1403> 38B3>					
	+1.V_SLEEP_P14	1403> 38B3>					
	+1.V_SLEEP_P15	1403> 38B3>					
	+1.V_SLEEP_P16	1403> 38B3>					
	+1.V_SLEEP_P17	1403> 38B3>					
	+1.V_SLEEP_P18	1403> 38B3>					
	+1.V_SLEEP_P19	1403> 38B3>					
B	+1.V_SLEEP_P20	1403> 38B3>					
	+1.V_SLEEP_P21	1403> 38B3>					
	+1.V_SLEEP_P22	1403> 38B3>					
	+1.V_SLEEP_P23	1403> 38B3>					
	+1.V_SLEEP_P24	1403> 38B3>					
	+1.V_SLEEP_P25	1403> 38B3>					
	+1.V_SLEEP_P26	1403> 38B3>					
	+1.V_SLEEP_P27	1403> 38B3>					
	+1.V_SLEEP_P28	1403> 38B3>					
	+1.V_SLEEP_P29	1403> 38B3>					
A	+1.V_SLEEP_P30	1403> 38B3>					
	+1.V_SLEEP_P31	1403> 38B3>					
	+1.V_SLEEP_P32	1403> 38B3>					
	+1.V_SLEEP_P33	1403> 38B3>					
	+1.V_SLEEP_P34	1403> 38B3>					
	+1.V_SLEEP_P35	1403> 38B3>					
	+1.V_SLEEP_P36	1403> 38B3>					
	+1.V_SLEEP_P37	1403> 38B3>					
	+1.V_SLEEP_P38	1403> 38B3>					
	+1.V_SLEEP_P39	1403> 38B3>					

[illegible]

