

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

ENG APPD

DATE

DATE

B

358902

PRODUCTION RELEASED

01/07/05

?

PAGE

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

CONTENTS

TITLE PAGE AND CONTENTS

SYSTEM BLOCK DIAGRAM

POWER BLOCK DIAGRAM

PCB NOTES AND HOLES

MPC7447A MAXBUS INTERFACE

MPC7447A DATA/NC PINS/BOOTBANGER

CPU PLL AND CONFIGURATION STRAPS

INTREPID MAXBUS AND BOOT STRAPS

INTREPID MEMORY INTERFACE/BOOTROM

DDR MEMORY MUXES

400PIN STACKED DDR SODIMM CONNECTOR

INTREPID AGP 4X/PCI

INTREPID ENET/FW/UATA/EIDE INTERFACES

INTREPID GPIOs/SERIAL/USB INTERFACES/SSCG

INTREPID POWER RAILS/1.5V LDO

INTREPID DECOUPLING

USB 2.0 INTERFACE (uPD720101)

CARDBUS INTERFACE (PCI1510)

M11 AGP INTERFACE & SPREAD SPECTRUM

EXTERNAL TMDS (DUAL TMDS - SIL178)

M11 LVDS/TMDS/GPIO & GPU VCORE

M11 POWER

PAGE

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43-46

CONTENTS

VIDEO CONNECTORS - INVERTER, DVI, LVDS, S-VIDEO

SPIDEY, PWR BUTTON, ALS

MMM & BATTERY CURRENT SENSE CIRCUIT

INTERNAL CONNECTORS-AIRPORT, HDD, ODD

FAN CONTROLLER, SW MODEM, SERIAL DEBUG SOUND/LEFT USB/BLUETOOTH

GIGABIT ETHERNET INTERFACE

FIREWIRE PHY

FIREWIRE PORTS

PMU

BATTERY CHARGER AND CONNECTOR

PBUS SUPPLY, PMU SUPPLY, SUPERCAP , BACKUP BATTERY

3.3V/5V SYSTEM POWER SUPPLY

CPU CORE VOLTAGE POWER SUPPLY

1.5V/1.8V/2.5V SYS. POWER SUPPLIES

SIGNAL CONSTRAINTS(PG1)-DDR MEM/CLK

SIGNAL CONSTRAINTS(PG2)-CPU

SIGNAL CONSTRAINTS(PG3)-DIGITAL/DIFF

SIGNAL CONSTRAINTS(PG4)-POWER NETS

FUNCTIONAL TESTPOINTS

REVISION HISTORY

SCHEMATIC CREF AND NETLIST REPORTS

SCHEM, MLB, PB15"

01/07/2005

BOM OPTIONS (IN COMMON PARTS)

STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
NO_SSCG	SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
SOFT_MODEM	USB_MODEM
GPU_PWRMSR	EMI
GPU_SS	EXT_TMDS (BETTER/BEST)
VGA_BUFFER_RES	INT_TMDS (BEST128)
MMM	SUPERCAP
INT_TMDS (BETTER/BEST)	ADT7460
EXT_TMDS (BEST128)	
BACKUP_BATT	
ADT7467	

DIMENSIONS ARE IN MILLIMETERS

XX ± _____

X.XX ± _____

X.XXX ± _____

ANGLES ± _____

DO NOT SCALE DRAWING

THIRD ANGLE PROJECTION

METRIC

DRAFTER

ENG APPD

QA APPD

RELEASE

DESIGN CK

MFG APPD

DESIGNER

SCALE

NONE

MATERIAL/FINISH

NOTED AS

APPLICABLE

SIZE

D

Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCHEM, MLB, PB15

DRAWING NUMBER

051-6680

REV.

B

SHT

1

OF

46

8

7

6

5

4

3

2

1

PART#

QTY

DESCRIPTION

REFERENCE DESIGNATOR(S)

BOM OPTION

051-6680

1

SCHEM, MLB, PB15


SCH1


820-1679

1

PCBF, MLB, PB15

PCB1





PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
1/2 OZ CU THICKNESS: 0.7 MILS
1.0 OZ CU THICKNESS: 1.4 MILS


IMPEDANCE : 50 OHMS +/- 10%
DIELECTRIC: FR-4
LAYER COUNT: 10
SIGNAL TRACE WIDTH: 4 MILS
SIGNAL TRACE SPACING: 4 MILS
PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION

1-8-1 BLIND MICROVIA/20R10 BURIED VIA/20R10 TH VIA				SIGNAL (1/2 OZ + COPPER PLATING)	
1				SIGNAL (1/2 OZ)	
2	PREPREG (3 MIL)				
3	PREPREG (3 MIL)			GROUND (1/2 OZ)	
4	CORE (3 MIL)			SIGNAL (1/2 OZ)	
5	PREPREG (5 MIL)			CUT POWER PLANE (1 OZ)	
6	CORE (5 MIL)			CUT POWER PLANE (1 OZ)	
7	PREPREG (5 MIL)			SIGNAL (1/2 OZ)	
8	CORE (3 MIL)			GROUND (1/2 OZ)	
9	PREPREG (3 MIL)			SIGNAL (1/2 OZ)	
10	PREPREG (3 MIL)			SIGNAL (1/2 OZ + COPPER PLATING)	

BOARD HOLES
CHASSIS MOUNTS



GROUND VIAS




BOARD INFORMATION


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6680	B
SCALE	SHT	OF
NONE	4	46







SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND

16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6680	B
SCALE	SHT	OF
NONE	10	46



NOTE: The SODIMM connector footprint has a through-hole slot on the PCB for additional mounting

DDR VREF
ONE 0.1uF PER SLOT

DDR BYPASS
SLOT "A"

SLOT "B"

DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-6680

B

SCALE


NONE

SHT


11

OF


46




AGP PULL-UPS/PULL DOWNS




AGP I/O REFERENCE
(PLACE CLOSE TO INTREPID AGP BALLS)



SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS
PLACE CLOSE TO INTREPID SIDE



PCI PULL-UPS




NEC USB2 REQ REMAINS ON +3V MAIN
BECAUSE THIS CHIP IS POWERED DURING SLEEP

INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	SHT		OF
	NONE		12 46



D

C

B

A


D

C

B

A





Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

D

051-6680

REV.

B

SCALE


NONE

SHT

OF

16

46



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
19750987	1	XTAL, CER, LW PROF, 30.0000MHZ, 8X4.5MM, SMD	Y1	CRITICAL	?

USB 2.0

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE		SHT	OF
NONE		17	46



PCI1510 PULL-UPS

MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!

PC CARD/CARDBUS CONNECTOR

CARDBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






APPLE COMPUTER INC.


SIZE DRAWING NUMBER REV.


D 051-6680 B

SCALE NONE SHT OF 18 46









EXTERNAL VIDEO (DVI) INTERFACE


DVI POWER SWITCH

LCD INTERFACE LVDS INTERFACE

VIDEO CONNECTORS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S1331	2	DISCRETE, RES, 330HM, 0402	L36, L38		VGA_BUFFER_RES

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



LMU/RIGHT SENSOR CONNECTOR

SLEEP LED

KEYBOARD PULLUPS

LEFT LIGHT SENSOR CONNECTOR

USB Trackpad Connector

DEBUB HELPERS

KEYBOARD/TPAD/SLEEP LED


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



MMM

BATTERY CURRENT SENSE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
132S0131	3	CAP CER .03UF, 10%, 16V, X7R/XSR, 0402, SMD	C635, C636, C642		KIONIX_ACCEL
132S0072	3	CAP CER .0015UF, 10%, 25V, X7R, 0402, SMD	C635, C636, C642		ST_ACCEL
341S1630	1	IC, UCTLR, MMM, PIC16F818, SMD, W/PROGRAM	U15	CRITICAL	MMM



MMM & BATTERY CURRENT SENSOR

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

WIRELESS INTERFACE




OPTICAL DRIVE INTERFACE (EIDE)




HARD DRIVE INTERFACE (UATA100)


PLACE SERIES R CLOSE TO INTERPID



PLACE PULLUP RESISTORS CLOSE TO INTREPID



ANY SEQUENCING REQUIREMENT BETWEEN +5V HD SLEEP AND +3V SLEEP



INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-6680	REV. B
SCALE NONE	SHT 26	OF 46

LEFT I/O & AUDIO BOARD (L10)

RIGHT USB BOARD

SOFT MODEM CONN

SERIAL DEBUG INTERFACE

FAN INTERFACE FAN CONTROLLER

CPU FAN

GPU FAN

FAN/MODEM/SOUND/BACKUP BATT.


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6680	B
SCALE	SHT	OF
NONE	27	46








PREVENTS POWER-ON POP AND GENERATES ACTIVE HIGH SPKR MUTE


PREVENTS POWER-ON POP AND PROPAGATES ACTIVE LOW HP MUTE

KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER

KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S9698	1	IC, ADT7460, FAN CTRL, 16P QSOP	U53	CRITICAL	ADT7460





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
338S0223	338S0079		U43	MARVELL 88E1111 B1 D1E

Ethernet routing priority:
1. Decoupling caps
2. TX SERIES TERMINATION - LOCATE NEAR LINK
3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6680	B
SCALE	SHT	OF
NONE	28	46

CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDD0	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS			
PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM



DSx Strap Options

0	= Bilingual port
1	= A-only port

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0011	197S0052		G2	Alt. for Siward Part

FIREWIRE PHY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING





I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	NONE	SHT	OF
		29	46

PORT POWER SWITCH



FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	SHT		OF
	30		46

DC POWER INPUT


(POWER JACK, ETC. ON SEPARATE BOARD)

DC INRUSH LIMITER

BACKFEED PROTECTION

+PBUS CURRENT LIMIT

BATTERY SWITCH-OVER CIRCUIT



BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6680	B
SCALE	SHT	OF
NONE	32	46



12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6680	B
SCALE	SHT	OF
NONE	33	46

3.3V/5V MAIN SUPPLY



PMU_POWER_UP	SLEEP	DCDC_EN	DCDC_EN_L State	
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU+4.6V_BU	+3V_PMU	VOLTAGE	

SLEEP LEVEL SHIFTER (3V -> 5V)

+5V SLEEP LOADS

- 1) FAN
- 2) Headphone amplifier
- 3) OPTICAL DRIVE
- 4) DVI
- 5) TRACKPAD

+3V SLEEP LOADS

- 1) CPU PLL CONFIG CONTROL
- 2) INTREPID - I2C PULLUPS & OSCILLATOR
- 3) MAP31 - 3V RAIL (IF USING D3COLD)
- 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
- 5) LVDS DDC PULL-UPS
- 6) DVI LEVEL SHIFTERS & PULLUPS & HPD
- 7) BOOT BANGER
- 8) HARD DRIVE (IF USING 3V LOGIC)
- 9) WIRELESS
- 10) PMU - I2C PULLUPS

3.3V/5V REGULATOR


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)

1. 300V->0.975V
1. 200V->0.975V
1. 300V->0.975V
(VALUE WITHOUT OFFSET)

GROUND SENSE VOLTAGE DIVIDER
This allows for an offset to the ground sense to adjust the output voltage.
VREF = 2.0V, HENCE VOFFSET = 2.0V * 0.85 / (Ra / Rb) AND VCORE = VDAC + VOFFSET.
NOTE: Ra NO STUFFED FOR NO OFFSET CASE

Fmax Test Connections

VCORE SUPPLY

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
126S0036	7	CAP,AL,POLY,8.2uF,20%,16V,V CASE,SMD	C51,C52,C77,C78,C91,C92,C111	CRITICAL	
152S0242	1	IND,PWR,1.0uH,20,20.5A,SMD	L71	CRITICAL	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S2493	1	RES,MF,1/16W,2.49K OHM,1%,0402,SMD	R93	?	CPU_BTR
114S4023	1	RES,MF,1/16W,4.02K OHM,1%,0402,SMD	R97	?	CPU_BTR
116S1000	1	RES,MF,1/16W,0 OHM,5%,0402,SMD	R93	?	CPU_BST_VCORE126
114S1503	1	RES,MF,1/16W,1.5K OHM,1%,0402,SMD	R97	?	CPU_BST_VCORE126

OUTPUT VOLTAGE


VDAC		D3	D2	D1	D0
D4=0	D4=1				
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	0	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
When A/B_ is low (slow): <=1K-ohm -> 0
>=100K-ohm -> 1
If all pull-ups are >=100k and all pull-downs are <=1K, V = V.A. B

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE		SHT	OF
NONE		35	46



1.5V/2.5V SWITCHER

1.8V SWITCHER

1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE		SHT	OF
NONE		36	46

		8		7		6		5		4		3		2		1	

8		7		6		5		4		3		2		1		
DIGITAL SIGNALS	MAXBUS	GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	TEST	PULSE_PARAMS						
		CPU_AACK_L	L:S:1500 MIL:2700	MIL7		(250)					5.8					
		CPU_ADDR<0..31>	L:S:1500:3100	7		(250)			TRUE	83_MHZ	5.8					
		CPU_ARTRY_L	L:S:1500 MIL:2700	MIL7		(250)					5.8					
		CPU_BG_L	L:S:1500 MIL:2700	MIL7		(250)					5.8					
		CPU_BR_L	L:S:1500 MIL:2700	MIL7		(250)					5.8					
		CPU_CI_L	L:S:1500 MIL:2700	MIL7		(250)					5.8					
		CPU_DATA<0..31>	L:S:1100:2700	7		(250)			TRUE	83_MHZ	6.8					
		CPU_DATA<32..63>	L:S:1100:2700	8		(250)				83_MHZ	6.8					
		CPU_DBG_L	L:S:1500 MIL:2700	MIL7		(250)					5.8	PRIORITY: 4				
		CPU_DTI<0..2>	L:S:1500:2950	7		(250)					5.8	PRIMARY LAYERS: 9				
		CPU_DRDY_L	L:S:1500 MIL:3200	MIL7		(250)					5.8	SECONDARY LAYERS: 4,7				
		CPU_GBL_L	L:S:1500 MIL:2700	MIL7		(250)					5.8	GOAL: MINIMIZE TH VIAS				
		CPU_HIT_L	L:S:1500 MIL:2800	MIL7		(250)					5.8					
		CPU_QACK_L	L:S:1500 MIL:2700	MIL7		(250)					5.8					
		CPU_QREQ_L	L:S:1500 MIL:2700	MIL7		(250)					5.8					
		CPU_TA_L	L:S:1500 MIL:2700	MIL7		(250)					5.8					
		CPU_TBST_L	L:S:1500 MIL:2700	MIL7		(250)					5.8					
		CPU_TEA_L	L:S:1500 MIL:3000	MIL7		(250)					5.8					
		CPU_TS_L	L:S:1500 MIL:2700	MIL7		(250)					5.8					
		CPU_TSIZ<0..2>	L:S:1500:3500	7		(250)					5.8					
		CPU_TT<0..4>	L:S:1500:3400	7		(250)					5.8					
		CPU_WT_L	L:S:1500 MIL:3100	MIL7		(250)					5.8					

8					7					6					5					4					3					2					1																			
POWER NET CONSTRAINTS																																																						
GROUP					SIG_NAME					VOLTAGE					MIN_LINE_WIDTH					MIN_NECK_WIDTH					GROUP					SIG_NAME					VOLTAGE					MIN_LINE_WIDTH					MIN_NECK_WIDTH									
D	MAIN/SLEEP				+24V PBUS	VOLTAGE=24V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				41									LTC1625 14V SWITCHER				1625 VIN	VOLTAGE=24V				MIN_LINE_WIDTH=10				33														
					+BATT	VOLTAGE=12.8V				MIN_LINE_WIDTH=10				MIN_NECK_WIDTH=25				MIL													1625 VSW	VOLTAGE=14V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				33										
					+PBUS	VOLTAGE=12.8V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				41													+PBUS JUMPER	VOLTAGE=14V				MIN_LINE_WIDTH=10				33														
					+5V MAIN	VOLTAGE=5V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				41													1625 EXTVCC	VOLTAGE=5V				MIN_LINE_WIDTH=10				33														
					+5V SLEEP	VOLTAGE=5V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				41													1625 INTVCC	VOLTAGE=5V				MIN_LINE_WIDTH=10				33														
					+3V MAIN	VOLTAGE=3.3V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				24 41													1625 SGND	VOLTAGE=8V				MIN_LINE_WIDTH=10				33														
					+3V SLEEP	VOLTAGE=3.3V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=6				41													1V20 REF	VOLTAGE=1.2V				MIN_LINE_WIDTH=15				MIN_NECK_WIDTH=10				32 33										
					+3V PMU	VOLTAGE=3.3V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				41													3707 INTVCC	VOLTAGE=5V				MIN_LINE_WIDTH=10				34														
					+2.5V MAIN	VOLTAGE=2.5V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				41													5V SW	VOLTAGE=5V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				34										
					+2.5V SLEEP	VOLTAGE=2.5V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				41													5V RSNS	VOLTAGE=5V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				34										
					+1.8V MAIN	VOLTAGE=1.8V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=6				41													+5V MAIN JUMPER	VOLTAGE=5V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				34										
					+1.8V SLEEP	VOLTAGE=1.8V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				41													3V SW	VOLTAGE=3.3V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				34										
					+1.5V MAIN	VOLTAGE=1.5V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				41													3V RSNS	VOLTAGE=3.3V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				34										
					+1.5V SLEEP	VOLTAGE=1.5V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				24 41													+3V MAIN JUMPER	VOLTAGE=3.3V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				34										
					+1.5V LDO	VOLTAGE=1.5V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				41													3707 SGND	VOLTAGE=8V				MIN_LINE_WIDTH=10				34														
					+1.5V SLEEP VIN	VOLTAGE=1.5V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				41													2.5V LX	VOLTAGE=2.5V				MIN_LINE_WIDTH=50				MIN_NECK_WIDTH=10				36										
																														2.5V LX_F	VOLTAGE=2.5V				MIN_LINE_WIDTH=50				MIN_NECK_WIDTH=10				36											
		C	ADAPTER				+ADAPTER	VOLTAGE=24V				MIN_LINE_WIDTH=50				MIN_NECK_WIDTH=10				32 33 41									LTC3707 5V SWITCHER				2.5V LX	VOLTAGE=2.5V				MIN_LINE_WIDTH=50				MIN_NECK_WIDTH=10				36								
				+ADAPTER SW	VOLTAGE=24V				MIN_LINE_WIDTH=50				MIN_NECK_WIDTH=10				32 40													2.5V BST	VOLTAGE=5V				MIN_LINE_WIDTH=15				MIN_NECK_WIDTH=10				36											
				+ADAPTER SW	VOLTAGE=24V				MIN_LINE_WIDTH=50				MIN_NECK_WIDTH=10				32 40													1.5V BOOST	VOLTAGE=5V				MIN_LINE_WIDTH=15				MIN_NECK_WIDTH=10				36											
				+ADAPTER SENSE	VOLTAGE=24V				MIN_LINE_WIDTH=50				MIN_NECK_WIDTH=10				32													1.5V DH	VOLTAGE=1.5V				MIN_LINE_WIDTH=20				MIN_NECK_WIDTH=10				36											
																														1.5V DL	VOLTAGE=1.5V				MIN_LINE_WIDTH=20				MIN_NECK_WIDTH=10				36											
																														1.5V ILIM					MIN_LINE_WIDTH=8				36															
																														2.5V ILIM					MIN_LINE_WIDTH=8				36															
																														MAX1715_TON					MIN_LINE_WIDTH=8				36															
																														MAX1715_SKIP					MIN_LINE_WIDTH=8				36															
																														MAX1715_REF	VOLTAGE=2.0V				MIN_LINE_WIDTH=8				36															
																														MAX1715_VCC	VOLTAGE=5V				MIN_LINE_WIDTH=20				MIN_NECK_WIDTH=10				36											
																														MAX1715_GND	VOLTAGE=8V				MIN_LINE_WIDTH=30				MIN_NECK_WIDTH=10				36											
																														VCORE_VCC	VOLTAGE=5V				MIN_LINE_WIDTH=20				MIN_NECK_WIDTH=10				35											
																														VCORE_LX	VOLTAGE=1.4V				MIN_LINE_WIDTH=200				MIN_NECK_WIDTH=10				35											
B	BATTERY CHARGER						+BATT_POS	VOLTAGE=16.8V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				32 41									MAX1717																									
							BATT_NEG	VOLTAGE=0V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				32 41																																		
					1772 DCIN	VOLTAGE=24V				MIN_LINE_WIDTH=10				32																																								
					1772 LX	VOLTAGE=12.6V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				32																																				
					+BATT_14V_FUSE	VOLTAGE=12.6V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				32																																				
					+BATT_24V_FUSE	VOLTAGE=12.6V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				32																																				
					+BATT_RSNS	VOLTAGE=12.6V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				32																																				
					+BATT_VSNS	VOLTAGE=12.6V				MIN_LINE_WIDTH=10				MIN_NECK_WIDTH=10				32																																				
					1772 LDO	VOLTAGE=5.4V				MIN_LINE_WIDTH=10				32																																								
					1772 DLOV	VOLTAGE=5.4V				MIN_LINE_WIDTH=10				32																																								
					1772 GND	VOLTAGE=0V				MIN_LINE_WIDTH=10				32																																								
					+ADAPTER_ILIM	VOLTAGE=24V				MIN_LINE_WIDTH=10				33																																								
					+ADAPTER_OR_BATT	VOLTAGE=24V				MIN_LINE_WIDTH=10				33																																								
					+4.85V_RAW	VOLTAGE=4.85V				MIN_LINE_WIDTH=10				31 33																																								
					+4.8V_BU	VOLTAGE=4.6V				MIN_LINE_WIDTH=10				33 34																																								
					+4.85V_ESR	VOLTAGE=4.85V				MIN_LINE_WIDTH=10				33																																								
					+3V_PMU_ESR	VOLTAGE=3.3V				MIN_LINE_WIDTH=10				27 31																																								
		A	MISC HD				+5V_HD_SLEEP	VOLTAGE=5V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				26 34									LTC1778																									
				+HD_LOGIC_SLEEP	VOLTAGE=3.3V				MIN_LINE_WIDTH=25				MIN_NECK_WIDTH=10				26																																					
				+5V_TPAD_SLEEP	VOLTAGE=5V				MIN_LINE_WIDTH=10				41																																									
A	HALL EFFECT						+3V_HALL_EFFECT	VOLTAGE=3.3V				MIN_LINE_WIDTH=10				24 41									LTC3411																													

8		7		6		5		4		3		2		1	
REVISION HISTORY															
EVT2 RELEASE															
D	08/13/04 - 1. CHANGE EXT TMDS SWING RESISTORS TO 510 OHM (R869, R876), REMOVE SI_RESET PULL HIGH 2. CHANGE RGB SIGNAL INPEDENCE (R341, R342, R346, R456, R458, R462) 3. ADD 2 RESISTORS (NO STUFF) BETWEEN FAN_PWM AND FAN_PWM_L OF FAN1 AND FAN2 4. CHANGE 2 CAPS (C233, C803) TO IMPROVE FEEDBACK PROTECTION AND PBUS CURRENT LIMIT CIRCUIT 5. MODIFY CPU_VCORE VID AND CPU_VCORE SETTING														
	08/16/04 - 1. MODIFY CPU_AVDD SETTING														
	08/20/04 - 1. ADD TRACKPAD POWER +5V_TPAD CONTROL CIRCUIT														
	09/01/04 - 1. CHANGE ALL FONTS INTO SMALL ONES														
	09/02/04 - 1. MODIFT CPU_VCORE VID AND CPU_VCORE SEETING AGAIN 2. MODIFY CPU_AVDD SEETING AGAIN 3. CHANGE INT TMDS DAMPING RESISTERS (R760-R767) TO 0 OHM														
C	09/03/04 - 1. ADD MMM CIRCUIT, ARRANGE 2 INTREPID GPIOS FOR MM_FFIRQ_L, MM_SIRQ_L AND PULL UP RESISTORS R801, R802 2. ADD R803 BETWEEN DP6 AND DCDC_IN 3. ADD R804 AND SUPERCAP C692 ON +4_6V_BU 4. CHANGE TRACKPAD CONNECTOR J10 AND PIN OUT														
	09/06/04 - 1. ADD EMI SOLUTION L12														
	09/07/04 - 1. CHANGE TRACKPAD CONNECTOR PIN OUT														
	09/08/04 - 1. ADD BATTERY CURRENT SENSOR CIRCUIT														
	09/09/04 - 1. ADD EMI SOLUTION R816; ADD MMM RESET CIRCUIT														
B	09/10/04 - 1. MODIFY FIREWIRE PORT0 POWER CIRCUIT 2. ADD NET FROM BATTERY CURRENT SENSOR CIRCUIT TO PMU														
	09/13/04 - 1. ADD CURRENT LIMITER R821 BETWEEN PMU(U29) AND U33 2. ADD PULL UP AND PULL DOWN RESISTORS FOR MMM SENSOR														
	DVT RELEASE														
	09/27/04 - 1. ADD ST MMM SENSOR CIRCUIT														
	10/14/04 - 2. ADD FIREWIRE POWER PROTECT CIRCUIT														
A	10/15/04 - 3. CHANGE EXT_TMDS TERMINAL RESISTERS AND V SWINING RESISTOR														
	10/22/04 - 4. CHANGE FAN CONTROLLER FROM ADT7460 TO ADT7467														
	11/02/04 - 5. CHANGE BBANG IC TO ATTINY2313														
	PVT RELEASE														
	12/17/04 - 1. REMOVE ALL OPEN JUMPER 12/17/04 - 2. SCHEMATIC RELEASE FOR PRODUCTION														
8 7 6 5 4 3 2 1 APPLE COMPUTER INC. SIZE D SCALE NONE DRAWING NUMBER 051-6680 SHT 42 REV. B OF 46 NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART															

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER		REV.
D	051-6680		B
SCALE	SHT	OF	
NONE	42	46	

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

[illegible]

[illegible]