




X11 DIS (14" / 15" / 17") Chocolate X11 Intel Crescent Bay ULT Platform Block Diagram




Note
VGA/CPU need check PN



eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms

A diagram showing a vertical line with points A, B, C, and D. A horizontal line segment connects point B to point C, with an arrow pointing from B to C.









H Strap Table

Pin	Function	Component
AW5	RTC_X1	RTC
AW5	RTC_X2	RTC
AU7	RTC_RST#	RTC
AW6	SRTC_RST#	RTC
AU8	INTRUDER#	RTC
AV7	PCH_INVRMEN	RTC
AW8	ACZ_BCLK	RTC
AV11	ACZ_SYNC	RTC
AU8	ACZ_RST#	RTC
AY10	HDA_SDIN0 / I2S0_RXD	AUDIO
AU12	HDA_SDIN1 / I2S1_RXD	AUDIO
AU11	HDA_SDO / I2S0_TXD	AUDIO
AW10	HDA_DOCK_EN# / I2S1_TXD	AUDIO
AV10	HDA_DOCK_RST# / I2S1_SFRM	AUDIO
AY8	I2S1_SCLK	AUDIO
AU62	PCH_TRST#	JTAG
AE62	PCH_TCK	JTAG
AD61	PCH_TDI	JTAG
AE61	PCH_TDO	JTAG
AD62	PCH_TMS	JTAG
AL11	RSVD	JTAG
AC4	RSVD	JTAG
AE63	JTAGX_RSVD	JTAG
AV2	JTAGX_RSVD	JTAG
AA3	PCH_SPI1_CLK	SPI
Y7	PCH_SPI_C50#	SPI
Y4	PCH_SPI_C51#	SPI
AC2	PCH_SPI_C52#	SPI
AA2	PCH_SPI1_SI	SPI
AA4	PCH_SPI1_SO	SPI
Y6	PCH_SPI_I02	SPI
AF1	PCH_SPI_I03	SPI
AF1	HSW_ULI_DDR3L	SPI
LAD0	AU12	LPC
LAD1	AW12	LPC
LAD2	AY12	LPC
LAD3	AW11	LPC
LFRAME#	AV12	LPC
J5	SATA_RXN0	SATA
H5	SATA_RXP0	SATA
B15	SATA_TXN0	SATA
A15	SATA_TXP0	SATA
J8	SATA_RXN2	SATA
H8	SATA_RXP2	SATA
A17	SATA_TXN2	SATA
B17	SATA_TXP2	SATA
J6	SATA_RXN0	SATA
H6	SATA_RXP0	SATA
B14	SATA_TXN0	SATA
C15	SATA_TXP0	SATA
F5	SATA_RXN2	SATA
E5	SATA_RXP2	SATA
C17	SATA_TXN2	SATA
D17	SATA_TXP2	SATA
V1	ACC_LED#	SATA
U1	SIO_EXT_SMI#	SATA
V6	PCI_SERR#	SATA
AC1	SATA3GP	SATA
C12	SATA_RCOMP	SATA
A12	SATA_IREF	SATA
U3	SATALED#	SATA
L11	K10	SATA


Pin Name	Strap description	Sampled	Configuration	Circuit						
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode							
SDIO_D0 /GPIO66	Top-Block Swap	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)							
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTCO 						
HDA_SDO /I2S0_TXD	Flash Descriptor Security Only for Interposer	PWROK	0 = Default (weak pull-down 20K) 1 = Can be Overriden	30 GPIO33_EC 						
GPIO0_MOSI /GPIO86	Boot BIOS Selection	PWROK	<table border="1" data-bbox="723 1136 907 1185"> <tr> <td>GNT0#</td><td>Boot Location</td></tr> <tr> <td>1</td><td>LPC</td></tr> <tr> <td>0</td><td>SPI(Default)</td></tr> </table>	GNT0#	Boot Location	1	LPC	0	SPI(Default)	
GNT0#	Boot Location									
1	LPC									
0	SPI(Default)									
GPIO15	TLS Confidentiality	PWROK	0 = ME Crypto Transport Layer Security cipher suite with no confidentiality(Default) 1 = Intel ME Crypto TLS cipher suite with confidentiality							
DSWVRMEN	Deep Sx Well On-Die Voltage Regulator Enable	ALWAYS	Should be always pull-up	+3V_RTCO 						
				30 PCH_SPI_CS0#_R  PCH_SPI_CS0#_R 30 PCH_SPI1_CLK_R  PCH_SPI1_CLK_R 30 PCH_SPI1_SI_R  PCH_SPI1_SI_R 30 PCH_SPI1_SO_R  PCH_SPI1_SO_R						





Lynx Point-LP Platform Controller Hub

(HDA, JTAG, SATA)


PCI/USBOC# Pull-up(CLG)



USB3.0 M/B



SMBus/Pull-up(CLG)




C-Link


USB2.0(MB-1) (USBP1)

USB2.0 Small board (USBP5)

USB2.0 Small board (USBP6)



PCI



CLK_REQ/Strap Pin(CLG)



USB



Cardreader

WLAN

LAN

PCI *

CLOCK SIGNALS

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA

PCI

WLAN

LAN

VGA




PCI

WLAN


LAN

Lynx Point-LP Platform Controller Hub (HDA,JTAG,SATA) Haswell (GPIO)

09




GPIO Pull-up/Pull-down(CLG)



Close to EC



Model	BOARD_ID[8:7]	BOARD_ID[6:5]	Board ID [4:3]	BOARD_ID[2:1]	BOARD_ID0
Definition	Reserve (Default = 00)	Reserve (Default = 00)	00 Single Rank (X12) 01 Dual Rank (X12) 10 Meso-AMD (X11) 11 Reserve	00 14" 01 15" 10 17"	0 : UMA 1 : DIS








6,7,8,10,11,12,13,22,23,24,25,26,27,29,30,35,36
6,10,11,27,29,30,32,34,36,37,39



PROJECT : X11
Quanta Computer Inc.

Size Custom	Document Number ULT 8/9 (GPIO/MISC)	Rev 1A
Date: Monday, January 05, 2015	Sheet	9 of 40






CPU Bracket

PC2100 DDR3 SDRAM SO-DIMM (204P)

JIM2A

Pin	Signal	Pin	Signal	Pin	Signal
3	M_A_A15[0]	98	M_A_A0	DQ0	5
		99	M_A_A1	DQ1	6
		100	M_A_A2	DQ2	7
		101	M_A_A3	DQ3	8
		102	M_A_A4	DQ4	9
		103	M_A_A5	DQ5	10
		104	M_A_A6	DQ6	11
		105	M_A_A7	DQ7	12
		106	M_A_A8	DQ8	13
		107	M_A_A9	DQ9	14
		108	M_A_A10	DQ10	15
		109	M_A_A11	DQ11	16
		110	M_A_A12	DQ12	17
		111	M_A_A13	DQ13	18
		112	M_A_A14	DQ14	19
		113	M_A_A15	DQ15	20
		114		DQ16	21
		115		DQ17	22
		116		DQ18	23
		117		DQ19	24
		118		DQ20	25
		119		DQ21	26
		120		DQ22	27
		121		DQ23	28
		122		DQ24	29
		123		DQ25	30
		124		DQ26	31
		125		DQ27	32
		126		DQ28	33
		127		DQ29	34
		128		DQ30	35
		129		DQ31	36
		130		DQ32	37
		131		DQ33	38
		132		DQ34	39
		133		DQ35	40
		134		DQ36	41
		135		DQ37	42
		136		DQ38	43
		137		DQ39	44
		138		DQ40	45
		139		DQ41	46
		140		DQ42	47
		141		DQ43	48
		142		DQ44	49
		143		DQ45	50
		144		DQ46	51
		145		DQ47	52
		146		DQ48	53
		147		DQ49	54
		148		DQ50	55
		149		DQ51	56
		150		DQ52	57
		151		DQ53	58
		152		DQ54	59
		153		DQ55	60
		154		DQ56	61
		155		DQ57	62
		156		DQ58	63
		157		DQ59	64
		158		DQ60	65
		159		DQ61	66
		160		DQ62	67
		161		DQ63	68
		162		DQ64	69
		163		DQ65	70
		164		DQ66	71
		165		DQ67	72
		166		DQ68	73
		167		DQ69	74
		168		DQ70	75
		169		DQ71	76
		170		DQ72	77
		171		DQ73	78
		172		DQ74	79

CPU Bracket



6,7,8,9,10,11,13,22,23,24,25,26,27,29,30,35,36 +3V


2,4,13,33 +1.35VSUS

13,33 +0.65V_{DDR_VTT}

13 +SMDDR VREF DIMM

The schematic diagram illustrates the test setup for the 16-bit 100-MHz DDR3 memory controller. It features two main power supply inputs: +1.35V_SUS and +0.65V_DDR_VTT. The +1.35V_SUS input is connected to a series of capacitors (EC43, EC31, EC36, EC51, EC35, EC52, EC34) and another series (EC47, EC53, EC48, EC40, EC33, EC39, EC46). The +0.65V_DDR_VTT input is connected to capacitors EC38 and EC32. All capacitors are specified with a value of *120P/50V_4 or *0.1U/16V_4. Ground symbols are shown at the bottom of each column of capacitors.

1uF/10uF 4pcs on each side of connector



VREF DQ0 M1 Solution

3 SMDDR_VREF_DQ0_M3

SMDDR_VREF_DQ0_M3

+1.35VSUS

R352 1.8kF_4

2F_6

C468 0.022U/25V_4

R349 24.9F_4

3 SM_VREF

SM_VREF

+1.35VSUS

R379 1.8kF_4

2F_6

C540 0.022U/25V_4

R371 24.9F_4




PROJECT : X11
Quanta Computer Inc.


Size Custom	Document Number DDR3 DIMM0-STD(4.0H)	Rev 1A
Date: Monday, January 05, 2015	Sheet 12 of	40

DIMM & Footprint 同Joshua提供

M_B_DQ[63:0] 3




DDR3-DIMM1 H=4.0_RVS
ddr-ddr3k-20401-tp4b-204p-smt
DGMK0000158






Local Thermal Sensor

MV可移除





Platform	Type	P/N
Carrizo _{HP}	Gen 3	CH4222K9B04 _{RD}
Carrizo-L	Gen 1/Gen 2	CH4102K1B03

9/2: CZ use 0.22u(Gen 3) ; CZ-L use 0.1u(Gen 2)



	PROJECT : X11				
	Quanta Computer Inc.				
	Size	Document Number TOPAZ S3 PCIE/DP power			1A
Monday, July 05, 2015	Sheet		14 of	43	Rev



MLPS Implementation

- Connect GPU2 to 10K pull-down to enable MLPS
- If any of PS_0/1/2/3 is not used, leave "no connect"
- PS_0, PS_1, PS_2, PS_3 must be properly populated per tables below
- Place MLPS circuit components as close to the ASIC as possible
- Total DC resistance of trace between PS pin and C should be less than 2 ohms
- Total DC resistance of trace between C and ground should be less than 2 ohms
- Trace capacitance should be less than 100pF. Resistors should be of +/-1% tolerance

Capacitor Lookup Table

C (pF)	Size (mm)	R _{pin} (ohm)	R _{pad} (ohm)	WPC (3.2,1.1)
680	08	NC	4750	000
82	08	8450	2500	000
10	10	4530	2000	010
NC	11	6980	4990	011
		4530	4990	100
		3240	5620	101
		3400	10000	110
		4750	NC	111

Resistor Divider Lookup Table

R _{pin} (ohm)	R _{pad} (ohm)	WPC (3.2,1.1)
NC	4750	000
8450	2500	000
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

MLPS Bit



MLPS Bit	Strap Name	Description	Recommended Settings
PS_0111	ROM_CONFIG00	If STRAP BIOS_ROM_EN = 1, ROM_CONFIG00 defines the ROM type.	Design dependent, see the description.
PS_0121	ROM_CONFIG01	If STRAP BIOS_ROM_EN = 0, ROM_CONFIG01 defines the primary memory aperture size. See Primary Memory Aperture Size (p. 23).	Design dependent, see the description.
PS_0123	ROM_CONFIG02	If STRAP BIOS_ROM_EN = 0, ROM_CONFIG02 defines the primary memory aperture size. See Primary Memory Aperture Size (p. 23).	Design dependent, see the description.
PS_0141	N/A	Reserved.	1
PS_0123	N/A	Reserved.	1
PS_1111	STRAP_BIF_GEN3_EN_A	PCIE GEN3 capability. 1 = PCIE GEN3 is supported. 0 = PCIE GEN3 is not supported.	Design dependent, see the description.
PS_1121	STRAP_BIF_CLK_PM_EN	Determines whether or not the PCIE reference clock power management capability is reported in the PCI configuration space (otherwise known as CLKREQ0).	0
PS_1123	N/A	Reserved.	0
PS_1141	STRAP_TX_CFG_DRV_FULL_SWING	Control the transmitter full-swing mode. 0 = The transmitter half-swing is enabled. 1 = The transmitter full-swing is enabled.	1
PS_1151	STRAP_TX_DEEMPH_EN	PCI EXPRESS08 transmitter, deemphasis enable. 0 = Tx deemphasis disabled. 1 = Tx deemphasis enabled.	Design dependent, see the description.
PS_2111	N/A	Reserved.	0
PS_2121	N/A	Reserved.	0
PS_2131	STRAP_BIOS_ROM_EN	To enable the external BIOS ROM device. 0 = Disable the external BIOS ROM device. 1 = Enable the external BIOS ROM device.	Design dependent, see the description.
PS_2141	N/A	Reserved.	1
PS_2151	N/A	Reserved.	1
PS_3111	BOARD_CONFIG00	Board configuration related strap, such as for memory ID.	Design dependent, see the description.
PS_3121	BOARD_CONFIG01	Board configuration related strap, such as for memory ID.	Design dependent, see the description.
PS_3131	BOARD_CONFIG02	Board configuration related strap, such as for memory ID.	Design dependent, see the description.
PS_3141	N/A	Reserved.	1
PS_3151	N/A	Reserved.	1

PS_3[3:1]

PS_3[3:1]	Vendor	Type	Vendor P/N	PU	PD
000	Hynix	256Mx16 *4, 900Mhz	H5TC4G63CFR-N0C	NC	4.75K
001	Samsung	256Mx16 *4, 900Mhz	K4W4G1646E-BC1A	8.45K	2K
010	Micron	256Mx16 *4, 900Mhz	MT41J256M16HA-0936:E	4.53K	2K
011					
100					
101					

PROJECT : X11
Quanta Computer Inc.

Site: _____ Document Number: **TOPAZ_S3_Main** Rev: **1A**
Date: **Monday, January 05, 2015** | Sheet: **15** of **49**



CONFIGURATION STRAPS-- SEE EACH DATABOOK FOR STRAP DETAILS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET



STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X
RSVD	GPIO2	RESERVED	0
RSVD	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS (Removed on Seymour/W/histler)	0
RSVD	H2SYNC	RESERVED	0
AUD[1] AUD[0]	HSYNC VSYNC	SEE DATABOOK FOR DETAIL SEE DATABOOK FOR DETAIL	0 0
RSVD	GENERICC	RESERVED	0

NOTE1: AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET.


GPIO21 H2SYNC GENERICC GPIO8 GPIO2



POWER UP / POWER DOWN SEQUENCE




PROJECT : X11
Quanta Computer Inc.

Size	Document Number	Rev
	TOPAZ_S3_GND/LVDS/Strap	1A
Date:	Monday, January 05, 2015	Sheet 16 of 43







ERD



PROJECT : X11
Quanta Computer Inc.


Size Custom	Document Number Sun S3 VRAM(DDR3 BGA96P)	Rev 1A
Date: Monday, January 05, 2015		Sheet 20 of 43

ERD



PROJECT : X11
Quanta Computer Inc.

Size Custom	Document Number Sun S3 VRAM(DDR3 BGA96P)	Rev 1A
Date: Monday, January 06, 2015	Sheet	21 of 43

EDDID EEPROM
VCC

DP2LVDS VCC


HPD

<=100ms

+3V

C1
0.1U/16V_4





LVDS Only



6,7,8,9,10,11,12,13,23,24,25,26,27,29,30,35,36

+3V





L10: need use CV-4709MN00 for Vendor suggestion













SWR MODE	LDO MODE
Stuff L10	Stuff R59
















	PROJECT : X11 Quanta Computer Inc.		
	Size Custom	Document Number RTD2136	Rev 1A
Date: Monday, January 05, 2015	Sheet 22	of 40	



LID Switch



Close to HDMI connector















[KB14-conn](#)



WIRELESS_ON EC56 | *220P/50V_4


WIRELESS_OFF EC71 | *220P/50V_4



TPM (2.0)


Address

	BADD
HIGH	4EH/4F (default)





Accelerometer Sensor



G-Sensor Power need check



Touch screen





Green CLK Circuitry




Add +5V power for PV modify 12/18

PROJECT : X11		
Quanta Computer Inc.		
Size	Document Number	Rev
Custom	TPM/G-Sensor/G-CLK/TS/FP	1A
Date:	Monday, January 05, 2015	Sheet 27 of 40







EMI CAP


ERD




 PROJECT : X11 Quanta Computer Inc.		
Size Custom	Document Number USB 3.0	Rev 1A
Date: Monday, January 05, 2015	Sheet 28 of 40	











+0.65V_DDR_VTT	12,13
+5VS5	13,25,28,32,34,35,36,37,39
+VIN	23,25,28,29,31,32,34,35,36,37,38,39
+1.35VSUS	2,4,12,13






PROJECT : X11
Quanta Computer Inc.

Size	Document Number	Rev
Custom	DDR3 (RT8231A)/1.8VS5	1A
Date:	Monday, January 05, 2015	Sheet 33 of 40



+VIN 23,26,28,29,31,32,33,35,36,37,38,39
+3VS5 6,9,10,11,27,29,30,32,36,37,39
+5VS5 13,25,28,32,33,35,36,37,39






PROJECT : X11

Quanta Computer Inc.

Size Custom	Document Number Dis-charge IC (SLG55448)	Rev 1A
Date: Monday, January 05, 2015	Sheet 36 of 40	



```
+MVDDQ Volt +/- 5%
Continue current:6A
OCP_TDC=12.6A
OCP_SPIKE=18A(1ms)
Vboot=0.9V
LL=0 V/A
external offset=0.45V
```




SVC	SVD	Boot Voltage
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V

Vset1	109.5mV
Delta Vset1	309.9mV
Vset2	121.8mV
Delta Vset2	18.7mV

	PROJECT : X11 Quanta Computer Inc.		
	Size Custom	Document Number Vcore(RT8899A)	Rev 1A
	Date: Monday, January 05, 2015	Sheet 37 of 43	



VGACORE (Meso XT DDR3_ 35W/53W(1ms))
 Countinue current:36A
 OCP_TDC=45A
 OCP_SPIKE=75A(1ms)
 Vboot=0.9V
 LL=1m V/A



Battery Connector	Pavillion	ENVY
14"	-	-
15"	-	-
17"	-	-

USB Charge Support	PR185	PR184
Pavillion	Stuff	NA
ENVY (USB charge)	NA	Stuff

UMA	Disable Page 41 、 42 、 43 ,but keep below location
Page 41	PC161 、 PC162
Page 42	PC138 、 PC144 、 PC4 、 PC148
Page 43	PC84 、 PC102 、 PC88 、 PC97 、 PC40 、 PC33

Discrete	Location	Part Number
N15S (25W)	PR155	CS29532FB10
	PC151 、 PC160	NA
	PQ21 、 PQ23 、 PQ25 、 PQ28	NA
N15P (35W)	PR155	CS31242FB13
	PC151 、 PC160	Stuff
	PQ21 、 PQ23 、 PQ25 、 PQ28	Stuff

	PROJECT : X11		
	Quanta Computer Inc.		
	Size	Document Number	Rev
Monday, January 05, 2015	40	40	
Date:	Sheet	of	