



POWER PAVILION Trifle INTEL SKL / KABY -H SYSTEM DIAGRAM


01




H_PECI (50ohm)
Trace Length: <0.5 inches
Ra,Ca need placement close to PCH.



PROCHOT# (50ohm)
Trace Length <11 inches
Cb need placement near VR






CPU_PLTRST# (50ohm)
Trace Length: 10~17 inches




SKYLAKE Processor (CLK, MISC, JTAG)

Host CLK:
Trace length < 11000 mils
Trace spacing = 15 / 20 mils, Impedence 90 ohm





PM_SYNC (50ohm)
Trace Length: 1~11.25 inches



*SKL_H_BGA_BGA

5 OF 14

Processor pull-up (CPU)



Design Note(CFG_RCOMP):
DEFENSIVE DESIGN 50-OHM FOR R40PR (SV REQ)

CPU CORE SVID

Layout note:
1.Need routing together
2.ALERT need between CLK and DATA.

PLACE THE PU RESISTORS
CLOSE TO VR
PULL UP IS IN THE VR MODULE



CLOSE TO CPU
PLACE THE PU RESISTORS




CLOSE TO CPU
PLACE THE PU RESISTORS




PROC_PWRGD (50ohm)
Trace Length: 1~11.25 inches



THERMTRIP# (50ohm)
Trace Length: 1.1~12 inches
Rb need placement near PCH




Ra(R10804) Not install in SKL-H




HWPD

Ra close to CPU side
H_VCCST_PWRGD trace 0.3" - 1.5"




CPU VDDQ

Note: please keep plane is enough for VDDQ 2.8A




SKYLAKE Processor (DMI, PEG, FDI)

03




+1.2VSUS 2.6,10.17,18.42,48.51
 +3VS5 10.12,14.16,33.37,41.42,46.47,48
 +3V 5.9,10.11,12.13,14.16,17.18,22.26,27.29,30.32,33.35

SKYLAKE Processor (DDR4)




Follow SKL H EDS page 135 to 45W(GT2): VCCSA=11.1A





Follow SKL H EDS page 135 45W: VDDQ=2.8A

Follow SKL H EDS P136 to 45W: VCCIO
+VCCIO = 0.95V


Under CPU



Close CPU




Unconnected for Processors without OPC.




PROJECT : G35
Quanta Computer Inc.

Size Custom	Document Number 06 -- SKL 5/7 (POWER&GND)	Rev 1A
Date: Tuesday, June 07, 2016	Sheet 6	of 52

Follow SKL H EDS page 131 to 45W(GT2): VCC_CORE=68A



Sense resistor should be placed within 2 inches (50.8 mm) of the processor socket
Trace Impedance 50 ohm




+VCC_CORE 43.44




PROJECT : G35
Quanta Computer Inc.

Size Custom	Document Number 07 -- SKL 6/7 (POWER&GND)	Rev 1A
Date: Tuesday, June 07, 2016	Sheet 7	of 52

SKL-HProcessor (GND)



SKL-H Processor (RESERVED, CFG)






Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.








0 Enable; SET DFX ENABLED BIT IN DEBUG

1, Disable;





HDA Bus(CLG)



HSIO MUX PORT	
PCIE1-4	NC
PCIE5	Cardreader
PCIE6	Wlan
PCIE7	Lan
PCIE8	NC
PCIE9/SATA0A	SSD PCIE * 4
PCIE10	
PCIE11	
PCIE12	
PCIE13	NC
PCIE14	NC
PCIE15	HDD
PCIE16	NC
PCIE17	NC
PCIE18-20	NC


SSD PCIE x4 LANE

Modify 1005 Change HDD SATA Port2 to port1B

HDD1 (SATA1B 6Gb/s)


SSD PCIE x4 LANE

The 24 MHz (50 Ohm ESR) XTAL used for Skylake-H needs to be replaced by 38.4 MHz (30 Ohm ESR) XTAL for Cannonlake-H.




Crystal Components with Surrounding 10 mil Wide GND Shield Trace
Break Out:4-10 mil Wide GND Shield Trace

RTC Clock 32.768KHz



32.768KHz
B6332768453 CRYSTAL SMD 32.768KHZ(+20PPM,12.5PF)
footprint: xt1-3_2X1_5-2_5-0_8h




SSD PCIE x4 LANE

SSD PCIE x4 LANE

ODD (SATA2 3.0Gb/s)

HDD2 (SATA3 6Gb/s)




For SSD Det (SATA0A)

GPT035:
SSD SATA IF => High
SSD PCIE IF => Low

Card Reader

BOM:DIS only

BOM:SSD only



Card Reader

WLAN

LAN

VGA

SSD

BOM:DIS only

BOM:SSD only

BOM:DIS only

BOM:SSD only

BOM:DIS only

BOM:SSD only

BOM:DIS only

BOM:SSD only

BOM:DIS only


BOM:SSD only

BOM:DIS only


BOM:SSD only

BOM:DIS only


BOM:SSD only



PCH SPI ROM(CLG)




Place to TOP




Vender	Size	P/N
EON	8MB	AKE3EZNOQ01 (EN25QH64-104HIP)
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ)
GigaDevice	8MB	AKE3EGNOQ01 (GD25B64BSIGR)
Socket		DFHS08FS023


NO REBOOT IF SAMPLED HIGH
HIGH: TOP SWAP ENABLED (CRB)
LOW: Disable "No Reboot" mode. (Default)




ESPI/LPC SELECT STRAP
HIGH: ESPI is selected for EC.
LOW: LPC is selected for EC. (Default)



TOP SWAP OVERRIDE STRAP
HIGH: TOP SWAP ENABLED (CRB)
LOW: TOP SWAP DISABLED (DEFAULT)




TLS CONFIDENTIALITY ENABLED
HIGH: T Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). (CRB)
LOW: Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)




PCH Strap Pin


BOOT SELECT STRAP
HIGH: LPC
LOW: SPI. (Default)



TLS CONFIDENTIALITY ENABLED
HIGH: Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. (CRB)
LOW: security measures defined in the Flash Descriptor. (Default)




RESERVED
This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.




RESERVED

This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.




RESERVED

This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.




RESERVED

This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.



RESERVED

This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.




ESPI FLASH SHARING MODE

HIGH: SLAVE ATTACHED FLASH SHARING
LOW: 0: MASTER ATTACHED FLASH SHARING
This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.




DFX TEST MODE QUALIFIER FOR OTHER DFX STRAP WHEN SAMPLED LOW



DFX TEST MODE

XTAL INPUT IS SINGLE ENDED IF SAMPLED LOW ELSE DIFFERENTIAL




RING OSCILLATOR BYPASS



XTAL INPUT FREQUENCY[0]




XTAL INPUT FREQUENCY[1]



PROJECT : G35
Quanta Computer Inc.


Size	Document Number	Rev
Custom	12 -- PCH 4/7 (GPIO/MISC)	1A
Date: Tuesday, June 07, 2016	Sheet 12 of 52	

1124 Add SPK ID for Smart amp feature




Model	BOARD_ID[8:7] ID8;ID7	BOARD_ID[6:5] ID6;ID5	Board ID [4:3] ID4;ID3		BOARD_ID[2:1] ID2;ID1	BOARD_ID0 ID0
Definition	01 SKL H 10 KBL H *RSV	00 Reserve	ID4 Reserve	ID3 0 Nvidia 1 AMD	00 15" 01 17" 10 17" SP	0 : UMA 1 : DIS

- This signal has a weak internal pull-down.
- 0 = Port C and D is not detected.
- 1 = Port C and D is detected.




PROJECT : G35
Quanta Computer Inc.

Size Custom	Document Number 13 -- PCH 5/7 (GPIO)	Rev 1A
Date: Tuesday, June 07, 2016		Sheet 13 of 52




+3VS5 10,12,14,33,37,41,42,46,47,48
 +3V_DEEP_SUS 9,10,12,13,14,18
 +3V 5,9,10,11,12,13,14,17,18,22,26,27,28,29,30,32,33,34,35,36,37,38,43,46,50,51
 +1.0V_DEEP_SUS 10,11,14,47,48
 +VCCIO 3,6,48
 +1.0V 2,5,6,10,37,48




2,15 XDP_FREQ#
 2,15 XDP_PRDY#
 2 CFG0
 2 CFG1
 2,8 CFG2
 2,8 CFG3
 2,8 CFG4
 2,8 CFG5
 2,8 CFG6
 2 CFG7
 16 ON/OFFBTN_KBC#
 11 CK_XDP_P
 11 CK_XDP_N
 10,17,18,38 SMB_RUN_DAT
 10,17,18,38 SMB_RUN_CLK



XDP_BPM0 2
 XDP_BPM1 2
 CFG17 2
 CFG16 2
 CFG8 2
 CFG9 2
 CFG10 2,8
 CFG11 2
 CFG19 2
 CFG18 2
 CFG12 2,8
 CFG13 2,8
 CFG14 2
 CFG15 2
 EC_PWROK 10,37
 SYS_PWROK 10,16
 PLTRST# 2,12,16,19,33,34,35,36,37





APS





PROJECT : G35
Quanta Computer Inc.



Size	Document Number	Rev 1A
	16 -- XDP & APS	
Date: Tuesday, June 07, 2016	Sheet 16 of 52	











21.22,23,49,50,51,52	1V8_AON
21.51	PEX_VDD
20.22,23,27,51	1V8_MAIN
20.22,23,24,25,50	FBVDDQ_MEM















	Vender	Size	PIN
N16E-GX	WINBOND	8Mb	AKE5EZNN0N00 (W25Q64FWSSIG)
N16E-GT	Giga device	1Mb	





PROJECT : G38A
Quanta Computer Inc.
 Date: _____ Document Number: _____ Rev: _____
 Title: N17P-G0-A1-309
 Date: _____ Version: _____ Date: _____





=1 mirrored

MF=1 mirrored




Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD0	FBA_CMD16	CS*
FBA_CMD1	FBA_CMD17	A3_BA3
FBA_CMD2	FBA_CMD18	A2_BA0
FBA_CMD3	FBA_CMD19	A4_BA2
FBA_CMD4	FBA_CMD20	A5_BA1
FBA_CMD5	FBA_CMD21	WE*
FBA_CMD6	FBA_CMD22	A7_A8
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	AB*
FBA_CMD9	FBA_CMD25	A12_RFU
FBA_CMD10	FBA_CMD26	A0_A10
FBA_CMD11	FBA_CMD27	A1_A9
FBA_CMD12	FBA_CMD28	RAS*
FBA_CMD13	FBA_CMD29	RST*
FBA_CMD14	FBA_CMD30	CKE*
FBA_CMD15	FBA_CMD31	CAS*

Command Ball on GPU	DRAM Signal Definition
FBA_CMD32 (do not connect to DRAM)	(not used)
FBA_CMD33 (do not connect to DRAM)	(not used)
FBA_CMD34 (do not connect to DRAM)	DEBUG0
FBA_CMD35 (do not connect to DRAM)	DEBUG1

Channel 0

<0-31>

MF=0 Non-mirrored



Channel 1

<32-63>

MF=1 mirrored






Table 9.4 GDDR5 Command Mapping (GB4C-128 & GB2C-64 packages)

Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD0	FBA_CMD16	CS*
FBA_CMD1	FBA_CMD17	A3_BA3
FBA_CMD2	FBA_CMD18	A2_BA0
FBA_CMD3	FBA_CMD19	A4_BA2
FBA_CMD4	FBA_CMD20	A5_BA1
FBA_CMD5	FBA_CMD21	WE*
FBA_CMD6	FBA_CMD22	A7_A8
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	AB1*
FBA_CMD9	FBA_CMD25	A12_RFU
FBA_CMD10	FBA_CMD26	A0_A10
FBA_CMD11	FBA_CMD27	A1_A9
FBA_CMD12	FBA_CMD28	RAS*
FBA_CMD13	FBA_CMD29	RST*
FBA_CMD14	FBA_CMD30	CKE*
FBA_CMD15	FBA_CMD31	CAS*



Table 9.5 GDDR5 DEBUG Command Lines

Command Ball on GPU	DRAM Signal Definition
FBA_CMD32 (do not connect to DRAM)	(not used)
FBA_CMD33 (do not connect to DRAM)	(not used)
FBA_CMD34 (do not connect to DRAM)	DEBUG0
FBA_CMD35 (do not connect to DRAM)	DEBUG1

LID Switch





Touch screen



eDP Conn.

10/01 modify


TS USB Interface



5,9,10,11,12,13,14,16,17,18,22,26,28,29,30,32,33,34,35,36,37,38,43,46,50,51
26,28,29,32,38,46,49

+3V
+5V


01/11 change to 0 ohm for NV suggest




1/11 modify for HDMI2.0

01/11 unstuff for HDMI output from GPU


EMI Solution




11/04 modify for HDMI2.0



11/03 modify for HDMI2.0





ESD




1125 Reserve ESD protection component
1125 SWAP

HDMI SMBus Isolation


Close to HDMI connector




0925 Del Net HDMI_DET_C




HOLE







ESD




1125 Reserve ESD protection component

Daughter Board



1123 Add PWR LED MOS Circuit



UART for Win7 WHQL DEBUG




Place Back to Back La



10/08 3D Camera MIC combine in LCD CONN

3D Camera Conn.



USB3.0

USB3.0 Re-driver IC

1123 Change UB3 re driver power rail
from +1.8V_DEEP_SUS to +1.8V

USB3.0 re-driver IC



Layout Notes:
Stubs Trace less than 150mil1123 Change UB3 re driver power rail
from +1.8V_DEEP_SUS to +1.8V

Table 4. C1 pin controls long/medium/short traces

State	Channel type	Pin C1 state	Channel B	Channel A	
			EQ ^[1]	DE ^[2]	OS ^[3]
H	Long	H	9 dB	-5.3 dB	1.1 V
high-Z	Medium	high-Z	6 dB	-3.1 dB	1.0 V
L	Short	L	3 dB	0 dB	0.9 V

Table 5. C2 pin controls long/medium/short traces

State	Channel type	Pin C2 state	Channel A	Channel B	
			EQ ^[1]	DE ^[2]	OS ^[3]
H	Long	H	9 dB	-5.3 dB	1.1 V
high-Z	Medium	high-Z	6 dB	-3.1 dB	1.0 V
L	Short	L	3 dB	0 dB	0.9 V


28,40,41,46,51 +5VPCU
5,10,21,30,33,37,38,40,41 +3VPCU
22,28,47,51 +1.8V




PROJECT : G35
Quanta Computer Inc.


Size Custom	Document Number 31 - 3D CAM/REDRIVER	Rev 1A
Date: Tuesday, June 07, 2016	Sheet 31 of 52	

SATA LED




HDD








TPM (2.0)



Accelerometer Sensor



IR CAM






PROJECT : G35
Quanta Computer Inc.

34 - TPM Sensor Document Number 1 Rev
Tuesday, June 07, 2016 34 52
Date: Sheet of


For SWR mode support RTL8111HSH/RTL8107ESH

* Place Cc,Cd,Ce,Cf for RTL8111H(S) & RTL8107E(S)
close to each VDD10 pin-- 3, 22, 8 , 30


* Place Cg,Ch for RTL8111H(S) & RTL8107E(S)
close to each VDD10 pin-- 22(reserved)




- * Place Cj and Ck, close to each VDD33 pin-- 11, 32 for RTL8111H(S) & RTL8107E(S).
- * For surge improvement, place Cm and Cn, close to each VDD33 pin-- 11, 32(optional)



For SWR mode support RTL8111HSH/RTL8107ESH
 Stuff Co. Co





For 10/100 : U_a
For Giga : U_b




For GiGA
BOT:GST5009B LF,DB0Z06LAN00
ECE :NS892407 DB0111LAN00

For 10/100 : Ra,Rb
For Giga : Ra,Rb,Rc,Rd





1028 Change Y3000 footprint
to xtl-2x1.6-1.35x1.05



0929 Correct port from 9 to 7


For 10/100 stuff only Close RJ45



0104 Update footprint


5,9,10,11,12,13,14,16,17,18,22,26,27,28,29,30,32,33,34,35,37,38,43,46,50,51

+3V




SP1	SD_D1	MS_D1
SP2	SD_D0	MS_D0
SP3	SD_CLK	MS_D0
SP4	SD_CMD	MS_D2
SP5	SD_D3	MS_D3
SP6	SD_D2	MS_CLK
SP7	SD_WP	MS_BS



Share Pin
SD / MMC




11/ 23 change pin define




11/ 30 change to 22 ohm & stuff 5.6p for EMI request




KEYBOARD Con.




KEYBOARD PULL-UP




KB LIGHT CONN




Touch Pad Connector



FAN






Close to EC Side



Close to EC Side

			PROJECT : G35 Quanta Computer Inc.	
Size Custom	Document Number 38 -- KB/TP/FAN/HOLE	Rev 1A		
Date: Tuesday, June 07, 2016		Sheet 38	of 52	











--






+VIN	26,38,39,40,41,43,44,45,46,47,48,49,53,54
+5VS5	10,28,30,41,43,44,45,46,47,48,49,51,53,54
+1.2VSUS	2,6,10,17,18,48,51
DDR_VTT	17,18
+2.5VSUS	17,18









H-line42(35W)
 TDC:41A
 Iccmax:55A
 OCP:68A
 Loadline = -2.65 mV/A

H-line42(45W)
 TDC:39A
 Iccmax:55A
 OCP:68A
 Loadline = -2.65 mV/A



H-line42(35W/45W)
 TDC:10A
 Iccmax:11A
 OCP:16A
 Loadline = -10 mV/A





+3V	5,9,10,11,12,13,14,16,17,18,26,27,28,29,30,32,33,34,35,36,37,38,43,54
+5V	26,27,28,29,31,32,38,49
+3VS5	10,12,14,16,33,37,41,42,47,48
+5VS5	10,28,30,41,42,43,44,45,47,48,49,51,53,54
+3VSUS	38
+3VLANVCC	35
+5V_CAM	31
+3V_DEEP_SUS	9,10,12,13,14,16,18

 NB5	PROJECT : X1F			Rev 1A	
	Quanta Computer Inc.				
	Size Custom	Document Number			
	Load switch IC (AOZ1331D)				
	Date: Tuesday, June 07, 2016	Sheet	46 of 51		

Volume Segment


Vcc_STG: 0.04A

Vcc_IO: 5.5A


<= 10ms full load ready

Imax:5.5A


Imax:0.04A



Reserve for separating +1.0V and VCCIO



+0.95 +/- 5%
Continue:4A
Peak:5.5A
OCP minimum:8A



<= 240us, full load ready

TDC:0.26A


+1.0V	2,5,6,10,16,37
+3VS5	10,12,14,16,33,37,41,42,46,47
+5VS5	10,28,30,41,42,43,44,45,46,47,49,51,53,54
+VCCIO	3,6,16
+1.0V_DEEP_SUS	10,11,14,16,47
+1.2V_VCCPLL_OC	6
+1.2VSUS	2,6,10,17,18,42,51



PROJECT : X1F
Quanta Computer Inc.

Size	Document Number	Rev
Custom	+1.0V/+VCCSTPLL/+VCCIO	1A
Date: Tuesday, June 07, 2016	Sheet 48 of 51	

VGA Core



NVDDS

- Ripple Current:**
I_{rip}=7.79A
- Ripple Voltage:**
ESR1=9mohm
V_{rip}=70.11mV
- MOSFET Spec:**
L-side MOSFET: FDP5030
R_{ds(ON)}=3mohm (V_{gs}=4.5 V)
I_{cont}=25A (T=25 °C)
I_{pulse}=503A
- Frequency:**
F=500KHz (PR9224=300k ohm)
- OCp:**
Set = PR9008 to 13.7K
V_{trip}= PR9008*10uA-40mV=97V
I_{ocp}=(V_{trip}/R_{ds(on)}) + I_{ripple}/2
= 36.23A (1 phase)
Total OCp=36.23*3=108.6A (3 phase)

N17P-G1 (50W) /N17P-G0(40W)
EDP-C: 47A/40A
EDP-P: 90A/85A
OCp minimum: 108A/103A



PROJECT : X1Q
Quanta Computer Inc.

Size	Document Number	Rev
Custom	+VGACORE (RT8813C)	1A
Date:	Tuesday, June 07, 2016	Sheet 49 of 51

FBVDDQ**1. Ripple Current:**

Irip=5.34A Vo=1.35V
Irip=5.88A Vo=1.5V

2. Ripple Voltage:

ESR/1=9mohm
Vrip=48.06mV Vo=1.35
Vrip=53mV Vo=1.5

3. MOSFET Spec:


L-side MOSFET: FDMS3669S
Rds(ON)=5.2mohm (Vgs=4.5 V)
I cont = 18A (T=25 °C)
I pulse=60A

4. Frequency:

F=500KHz (PR9145=300k ohm)


5. OCP:

Set = PR9147 to 133K Vo=1.35
Vtrip= PR9147*10uA/12=110.83mV
Iocp=(Vtrip/Rdson) + Iripple/2 = 24A




PROJECT : G38A
Quanta Computer Inc.

Size	Document Number	Rev
Custom	+1.35V_GFX (AOZ2263QI-18)	1A
Date: Tuesday, June 07, 2016	Sheet 54 of 55	




+1.05V_GFX Volt +/- 5%
EDP=3.31A
EDP_peak = TBD



+VIN	26,38,39,40,41,42,43,44,45,46,47,48,49,53,54
+3VS5	10,12,14,16,33,37,41,42,46,47,48
+5VS5	10,28,30,41,42,43,44,45,46,47,48,49,53,54
+1.2VSUS	2,6,10,17,18,42,48

PROJECT : X1Q
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
+3V/+1.05V_GFX(AOZ1331DI)		
Date: Tuesday, June 07, 2016	Sheet 51	of 51



NVDD5

1. Ripple Current:

I_{rip}=3.65A

2. Ripple Voltage:

ESR=1=9mohm

V_{rip}=32.85mV

3. Inductor Spec:

I_{sat}=40A

I_{dc}=30A

DCR=1.68mohm

4. MOSFET Spec:

H-side MOSFET: FDPC5030

R_{ds(ON)}=6.5mohm (V_{gs}=4.5 V)

I_{cont} = 17A

L-side MOSFET: FDPC5030

R_{ds(ON)}=3mohm (V_{gs}=4.5 V)

I_{cont} = 25A

I_{pulse}=503A

5. Frequency:

F=500KHz (PR9224=300k ohm)

6. OCP:

Set = PR9116 to 178K

V_{trip}= PR9116*10uA/12=148.3mV

I_{ocp}=(V_{trip}/R_{ds(on)}) + I_{ripple}/2 = 51.2A



PROJECT : X1Q
Quanta Computer Inc.

Size	Document Number	Rev
Custom	+VGACORE (RT8813C)	3A
Date:	Tuesday, June 07, 2016	Sheet 53 of 55