


8		7		6		5		4		3		2		1				
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%. 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS. 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.												REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE	
												19		397409	ENGINEERING RELEASED	08/30/05	?	
D	PDF	CSA	CONTENTS	SYNC	MASTER	DATE	PDF	CSA	CONTENTS	SYNC	MASTER	DATE	PDF	CSA	CONTENTS	SYNC	MASTER	DATE
	2	2	System Block Diagram	FINO-DD		06/20/2005	38	54	CPU AVDD VREG	FINO-HS		06/20/2005	74	132	Vesta Ethernet PHY	Q63		08/01/2005
	3	4	Power Block Diagram	FINO-PC		06/20/2005	39	55	T,V,I SENSORS	FINO-HS		06/20/2005	75	136	ETHERNET CONNECTOR	FINO-DC		06/20/2005
	4	5	Table Items	FINO-DD		06/20/2005	40	56	CPU ALIASES & MISC	FINO-HS		06/20/2005	76	138	Shasta FireWire	Q63		08/01/2005
	5	6	FUNC TEST 1 OF 2	FINO-ME		06/20/2005	41	58	KODIAC NBMEM PWR & CAPS	Q63		08/01/2005	77	139	Vesta FireWire PHY	Q63		08/01/2005
	6	7	Power Conn / Alias	M23-PC		06/20/2005	42	59	Kodiak Memory Dq/Ctl	FINO-DS		06/20/2005	78	140	FIREWIRE CONNECTORS	FINO-DC		06/20/2005
	7	8	Signal Alias	FINO-DD		06/20/2005	43	61	Parallel Term	FINO-DS		06/20/2005	79	142	USB Host Interfaces	Q63		07/05/2005
	8	9	FUNC TEST 2 OF 2	FINO-ME		06/20/2005	44	62	Main Memory Clock Buffer	FINO-DS		06/20/2005	80	143	USB Device Interfaces	FINO-PC		06/20/2005
	9	11	1.8V Vreg	M23-PC		06/20/2005	45	63	MEMORY ADDR BRANCHING	FINO-DS		06/20/2005	81	144	Flash Media Ctrl	FINO-PC		06/20/2005
	10	12	1.5V Vreg	FINO-PC		06/20/2005	46	67	Memory Dimm A	FINO-DS		06/20/2005	82	145	Flash Connector	FINO-PC		06/20/2005
	11	13	1.2V Vreg	FINO-PC		06/20/2005	47	68	MLB Mem Series Term	FINO-DS		06/20/2005	83	147	AUDIO: CODEC	FINO-S0		08/01/2005
	12	15	2.5V Vreg	FINO-PC		06/20/2005	48	69	On-Board DDR SDRAM	FINO-DS		06/20/2005	84	148	AUDIO: LINE INPUT AMP	FINO-S0		08/01/2005
C	13	16	5V & 3.3V Fets	FINO-PC		06/20/2005	49	70	On-Board DDR SDRAM	FINO-DS		06/20/2005	85	150	AUDIO: LINE OUT AMP	FINO-S0		08/01/2005
	14	17	Vesta Core / Misc	FINO-DC		06/20/2005	50	82	KODIAK PCI-E X16	Q63		08/01/2005	86	152	AUDIO: SPEAKER AMP	FINO-S0		08/01/2005
	15	19	KODIAK CORE & BYPASS	Q63		08/01/2005	51	84	GPU PCIe	FINO-DD		06/20/2005	87	153	AUDIO: CONNECTORS	FINO-S0		08/01/2005
	16	20	KODIAK & SHASTA MISC	FINO-ME		06/20/2005	52	85	Graphics Vregs	M23-DD		06/20/2005	88	154	AUDIO: POWER SUPPLIES	FINO-S0		08/01/2005
	17	23	Shasta Core Power	Q63		08/01/2005	53	86	GPU Core Power	FINO-DD		06/20/2005						
	18	24	Shasta Serial / Misc	FINO-ME		06/20/2005	54	87	GPU Frame Buffer	FINO-DD		06/20/2005						
	19	25	PULSAR2 POWER	Q63		08/01/2005	55	88	FB Series Termination	FINO-DD		06/20/2005						
	20	26	PULSAR2 CLOCKS	FINO-ME		06/20/2005	56	89	GPU GDDR SDRAM A	FINO-DD		06/20/2005						
	21	27	Pulsar Aliases	FINO-ME		06/20/2005	57	90	GPU GDDR SDRAM B	FINO-DD		06/20/2005						
	22	28	System Management Unit	Q63		08/01/2005	58	92	GPU Straps	FINO-DD		06/20/2005						
	23	29	SMU SUPPLEMENTAL (2)	FINO-HS		06/20/2005	59	93	GPU DVI & DACs	FINO-DD		06/20/2005						
	24	30	SMU SUPPLEMENTAL (3)	FINO-HS		06/20/2005	60	96	TMDS/Inverter/ExtVGA	M23-DD		06/20/2005						
B	25	31	SMU SUPPLEMENTAL (4)	FINO-HS		06/20/2005	61	97	KODIAK PCI-E CONST	FINO-DD		06/20/2005						
	26	32	Fan 0, 1 & System Temp	FINO-HS		06/20/2005	62	98	KODIAK HT16	Q63		08/01/2005						
	27	33	Fan 2 & HD Temp	FINO-HS		06/20/2005	63	101	HT ALIASES	FINO-ME		06/20/2005						
	28	39	I2C Connections	FINO-ME		06/20/2005	64	103	Shasta HyperTransport	Q63		08/01/2005						
	29	41	KODIAK EI PWR & CAPS	Q63		08/01/2005	65	119	Shasta PCI Interface	Q63		08/01/2005						
	30	42	KODIAK EI A	Q63		08/01/2005	66	120	PCI SERIES TERMINATION	FINO-MW		06/20/2005						
	31	43	CPU EI AND IO	FINO-HS		06/20/2005	67	121	AIRPORT & BLUETOOTH	FINO-MW		06/20/2005						
	32	44	KODIAK EI B	Q63		08/01/2005	68	122	USB 2.0 PCI Interface	Q63		08/01/2005						
	33	47	CPU STRAPS	FINO-HS		06/20/2005	69	125	BootROM	Q63		08/01/2005						
	34	48	CPU POWER AND BYPASS	FINO-HS		06/20/2005	70	127	Shasta Disk	M23-DC		06/20/2005						
	35	49	PROC DECOUPLING	FINO-HS		06/20/2005	71	129	Disk Connectors	M23-DC		06/20/2005						
	36	50	CPU VCORE VREG	M23-HS		06/20/2005	72	130	ENET SERIES TERM	FINO-DC		06/20/2005						
37	52	CPU VCORE MORE BYPASS	FINO-HS		06/20/2005	73	131	Shasta Ethernet	Q63		08/01/2005							
8		7		6		5		4		3		2		1				

DIMENSIONS ARE IN MILLIMETERS		METRIC				Apple Computer Inc.						
XX ±	_____	DRAFTER	/	DESIGN CK	/	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART						
X.XX ±	_____	ENG APPD	/	MFG APPD	/							
X.XXX ±	_____	QA APPD	/	DESIGNER	/							
ANGLES ±		_____		RELEASE	/	SCALE	NONE	TITLE SCH, MLB, FINO, M23				
DO NOT SCALE DRAWING				MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D					
								DRAWING NUMBER	051-6790	REV.	19	
THIRD ANGLE PROJECTION								SHT		1	OF	154



System Block Diagram

SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	19
SCALE		SHT	2 OF 154
NONE			



8		7		6		5		4		3		2		1																																																																																																				
PROCESSORS															ASICS																																																																																																			
NEED TO UPDATED BIN CODES AS NOTES																																																																																																																		
<table><tr><th>PART #</th><th>QTY</th><th>DEVICE</th><th>PACKAGE</th><th>DESCRIPTION</th><th>VALUE</th><th>VOLT.</th><th>WATT.</th><th>TOL.</th><th>REFERENCE DESIGNATOR(S)</th><th>BOM OPTION</th></tr><tr><td>337S3224</td><td>1</td><td>PROCESSOR</td><td>CBGA-576-1MM</td><td>IC, GPUL, DD3.1, 1.9G, 85C</td><td>1.9GHZ</td><td>1.10V</td><td>45W</td><td>50MV</td><td>U4300</td><td>17_INCH_LCD</td></tr><tr><td>337S3220</td><td>1</td><td>PROCESSOR</td><td>CBGA-576-1MM</td><td>IC, GPUL, DD3.1, 2.1G, 85C</td><td>2.1GHZ</td><td>1.10V</td><td>45W</td><td>50MV</td><td>U4300</td><td>20_INCH_LCD</td></tr></table>															PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION	337S3224	1	PROCESSOR	CBGA-576-1MM	IC, GPUL, DD3.1, 1.9G, 85C	1.9GHZ	1.10V	45W	50MV	U4300	17_INCH_LCD	337S3220	1	PROCESSOR	CBGA-576-1MM	IC, GPUL, DD3.1, 2.1G, 85C	2.1GHZ	1.10V	45W	50MV	U4300	20_INCH_LCD	CRITICAL																																																																		
PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION																																																																																																								
337S3224	1	PROCESSOR	CBGA-576-1MM	IC, GPUL, DD3.1, 1.9G, 85C	1.9GHZ	1.10V	45W	50MV	U4300	17_INCH_LCD																																																																																																								
337S3220	1	PROCESSOR	CBGA-576-1MM	IC, GPUL, DD3.1, 2.1G, 85C	2.1GHZ	1.10V	45W	50MV	U4300	20_INCH_LCD																																																																																																								
<table><tr><th>PART NUMBER</th><th>ALTERNATE FOR PART NUMBER</th><th>BOM OPTION</th><th>REF DES</th><th>COMMENTS:</th></tr><tr><td>337S3225</td><td>337S3224</td><td>17_INCH_LCD</td><td>U4300</td><td>IC, DD3.1, 1.9G, 1.15V</td></tr><tr><td>337S3226</td><td>337S3224</td><td>17_INCH_LCD</td><td>U4300</td><td>IC, DD3.1, 1.9G, 1.20V</td></tr><tr><td>337S3227</td><td>337S3224</td><td>17_INCH_LCD</td><td>U4300</td><td>IC, DD3.1, 1.9G, 1.25V</td></tr><tr><td>337S3228</td><td>337S3224</td><td>17_INCH_LCD</td><td>U4300</td><td>IC, DD3.0X, 1.9G, 1.15V</td></tr><tr><td>337S3229</td><td>337S3224</td><td>17_INCH_LCD</td><td>U4300</td><td>IC, DD3.0X, 1.9G, 1.20V</td></tr><tr><td>337S3230</td><td>337S3224</td><td>17_INCH_LCD</td><td>U4300</td><td>IC, DD3.0X, 1.9G, 1.25V</td></tr><tr><td>337S3231</td><td>337S3224</td><td>17_INCH_LCD</td><td>U4300</td><td>IC, DD3.0X, 1.9G, 1.30V</td></tr><tr><td>337S3221</td><td>337S3220</td><td>20_INCH_LCD</td><td>U4300</td><td>IC, DD3.1, 2.1G, 1.15V</td></tr><tr><td>337S3222</td><td>337S3220</td><td>20_INCH_LCD</td><td>U4300</td><td>IC, DD3.1, 2.1G, 1.20V</td></tr><tr><td>337S3223</td><td>337S3220</td><td>20_INCH_LCD</td><td>U4300</td><td>IC, DD3.1, 2.1G, 1.25V</td></tr></table>															PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	337S3225	337S3224	17_INCH_LCD	U4300	IC, DD3.1, 1.9G, 1.15V	337S3226	337S3224	17_INCH_LCD	U4300	IC, DD3.1, 1.9G, 1.20V	337S3227	337S3224	17_INCH_LCD	U4300	IC, DD3.1, 1.9G, 1.25V	337S3228	337S3224	17_INCH_LCD	U4300	IC, DD3.0X, 1.9G, 1.15V	337S3229	337S3224	17_INCH_LCD	U4300	IC, DD3.0X, 1.9G, 1.20V	337S3230	337S3224	17_INCH_LCD	U4300	IC, DD3.0X, 1.9G, 1.25V	337S3231	337S3224	17_INCH_LCD	U4300	IC, DD3.0X, 1.9G, 1.30V	337S3221	337S3220	20_INCH_LCD	U4300	IC, DD3.1, 2.1G, 1.15V	337S3222	337S3220	20_INCH_LCD	U4300	IC, DD3.1, 2.1G, 1.20V	337S3223	337S3220	20_INCH_LCD	U4300	IC, DD3.1, 2.1G, 1.25V	CRITICAL																																												
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																																																														
337S3225	337S3224	17_INCH_LCD	U4300	IC, DD3.1, 1.9G, 1.15V																																																																																																														
337S3226	337S3224	17_INCH_LCD	U4300	IC, DD3.1, 1.9G, 1.20V																																																																																																														
337S3227	337S3224	17_INCH_LCD	U4300	IC, DD3.1, 1.9G, 1.25V																																																																																																														
337S3228	337S3224	17_INCH_LCD	U4300	IC, DD3.0X, 1.9G, 1.15V																																																																																																														
337S3229	337S3224	17_INCH_LCD	U4300	IC, DD3.0X, 1.9G, 1.20V																																																																																																														
337S3230	337S3224	17_INCH_LCD	U4300	IC, DD3.0X, 1.9G, 1.25V																																																																																																														
337S3231	337S3224	17_INCH_LCD	U4300	IC, DD3.0X, 1.9G, 1.30V																																																																																																														
337S3221	337S3220	20_INCH_LCD	U4300	IC, DD3.1, 2.1G, 1.15V																																																																																																														
337S3222	337S3220	20_INCH_LCD	U4300	IC, DD3.1, 2.1G, 1.20V																																																																																																														
337S3223	337S3220	20_INCH_LCD	U4300	IC, DD3.1, 2.1G, 1.25V																																																																																																														
															<table><tr><th>PART#</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DESIGNATOR(S)</th><th>BOM OPTION</th></tr><tr><td>343S0379</td><td>1</td><td>IC, KODIAK, V1.2, PBGA, 200MM</td><td>U1900</td><td></td></tr><tr><td>343S0377</td><td>1</td><td>IC, ASIC, SHASTA, V1.1, PBGA, LF</td><td>U2300</td><td></td></tr><tr><td>343S0356</td><td>1</td><td>IC, ASIC, VESTA, V1.3, LF</td><td>U1701</td><td></td></tr><tr><td>343S0319</td><td>1</td><td>IC, PULSAR2, 100P, P8MM, BGA</td><td>U2500</td><td></td></tr></table>															PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION	343S0379	1	IC, KODIAK, V1.2, PBGA, 200MM	U1900		343S0377	1	IC, ASIC, SHASTA, V1.1, PBGA, LF	U2300		343S0356	1	IC, ASIC, VESTA, V1.3, LF	U1701		343S0319	1	IC, PULSAR2, 100P, P8MM, BGA	U2500		CRITICAL																																																											
PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION																																																																																																														
343S0379	1	IC, KODIAK, V1.2, PBGA, 200MM	U1900																																																																																																															
343S0377	1	IC, ASIC, SHASTA, V1.1, PBGA, LF	U2300																																																																																																															
343S0356	1	IC, ASIC, VESTA, V1.3, LF	U1701																																																																																																															
343S0319	1	IC, PULSAR2, 100P, P8MM, BGA	U2500																																																																																																															
															MISC PARTS																																																																																																			
<table><tr><th>PART#</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DESIGNATOR(S)</th><th>BOM OPTION</th></tr><tr><td>051-6790</td><td>1</td><td>PCB, SCHEM, MLB, M23</td><td>SCH1</td><td>17_INCH_LCD</td></tr><tr><td>051-6863</td><td>1</td><td>PCB, SCHEM, MLB, M33</td><td>SCH1</td><td>20_INCH_LCD</td></tr><tr><td>820-1783</td><td>1</td><td>PCB, FAB, MLB, M23</td><td>MLB1</td><td>17_INCH_LCD</td></tr><tr><td>820-1766</td><td>1</td><td>PCB, FAB, MLB, M33</td><td>MLB1</td><td>20_INCH_LCD</td></tr><tr><td>062-2082</td><td>1</td><td>SPEC, VENDOR PACKAGING PROCEDURE</td><td>VPP1</td><td></td></tr><tr><td>825-6447</td><td>1</td><td>BARCODE LABEL, MLB</td><td>LBL1</td><td></td></tr><tr><td>341T1751</td><td>1</td><td>IC, FLASH, 1MX8, 3.3V, 90NS</td><td>UC500</td><td></td></tr><tr><td>341T1752</td><td>1</td><td>PURCH ASSY, SMU BIG</td><td>U2800</td><td></td></tr><tr><td>603-7318</td><td>1</td><td>M23 CPU HEATSINK</td><td>MECH1</td><td>17_INCH_LCD</td></tr><tr><td>603-7321</td><td>1</td><td>M33 CPU HEATSINK</td><td>MECH1</td><td>20_INCH_LCD</td></tr><tr><td>603-7319</td><td>1</td><td>M23 GPU HEATSINK</td><td>MECH2</td><td>17_INCH_LCD</td></tr><tr><td>603-7322</td><td>1</td><td>M33 GPU HEATSINK</td><td>MECH2</td><td>20_INCH_LCD</td></tr><tr><td>603-7320</td><td>1</td><td>M23 NB HEATSINK</td><td>MECH3</td><td>17_INCH_LCD</td></tr><tr><td>603-7323</td><td>1</td><td>M33 NB HEATSINK</td><td>MECH3</td><td>20_INCH_LCD</td></tr><tr><td>875-1905</td><td>1</td><td>CPU GAP FILLER</td><td>GAP1</td><td></td></tr><tr><td>860-0708</td><td>2</td><td>M33 ODD NUTS</td><td>SDFC900, SDFC901</td><td>20_INCH_LCD</td></tr></table>															PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION	051-6790	1	PCB, SCHEM, MLB, M23	SCH1	17_INCH_LCD	051-6863	1	PCB, SCHEM, MLB, M33	SCH1	20_INCH_LCD	820-1783	1	PCB, FAB, MLB, M23	MLB1	17_INCH_LCD	820-1766	1	PCB, FAB, MLB, M33	MLB1	20_INCH_LCD	062-2082	1	SPEC, VENDOR PACKAGING PROCEDURE	VPP1		825-6447	1	BARCODE LABEL, MLB	LBL1		341T1751	1	IC, FLASH, 1MX8, 3.3V, 90NS	UC500		341T1752	1	PURCH ASSY, SMU BIG	U2800		603-7318	1	M23 CPU HEATSINK	MECH1	17_INCH_LCD	603-7321	1	M33 CPU HEATSINK	MECH1	20_INCH_LCD	603-7319	1	M23 GPU HEATSINK	MECH2	17_INCH_LCD	603-7322	1	M33 GPU HEATSINK	MECH2	20_INCH_LCD	603-7320	1	M23 NB HEATSINK	MECH3	17_INCH_LCD	603-7323	1	M33 NB HEATSINK	MECH3	20_INCH_LCD	875-1905	1	CPU GAP FILLER	GAP1		860-0708	2	M33 ODD NUTS	SDFC900, SDFC901	20_INCH_LCD	CRITICAL														
PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION																																																																																																														
051-6790	1	PCB, SCHEM, MLB, M23	SCH1	17_INCH_LCD																																																																																																														
051-6863	1	PCB, SCHEM, MLB, M33	SCH1	20_INCH_LCD																																																																																																														
820-1783	1	PCB, FAB, MLB, M23	MLB1	17_INCH_LCD																																																																																																														
820-1766	1	PCB, FAB, MLB, M33	MLB1	20_INCH_LCD																																																																																																														
062-2082	1	SPEC, VENDOR PACKAGING PROCEDURE	VPP1																																																																																																															
825-6447	1	BARCODE LABEL, MLB	LBL1																																																																																																															
341T1751	1	IC, FLASH, 1MX8, 3.3V, 90NS	UC500																																																																																																															
341T1752	1	PURCH ASSY, SMU BIG	U2800																																																																																																															
603-7318	1	M23 CPU HEATSINK	MECH1	17_INCH_LCD																																																																																																														
603-7321	1	M33 CPU HEATSINK	MECH1	20_INCH_LCD																																																																																																														
603-7319	1	M23 GPU HEATSINK	MECH2	17_INCH_LCD																																																																																																														
603-7322	1	M33 GPU HEATSINK	MECH2	20_INCH_LCD																																																																																																														
603-7320	1	M23 NB HEATSINK	MECH3	17_INCH_LCD																																																																																																														
603-7323	1	M33 NB HEATSINK	MECH3	20_INCH_LCD																																																																																																														
875-1905	1	CPU GAP FILLER	GAP1																																																																																																															
860-0708	2	M33 ODD NUTS	SDFC900, SDFC901	20_INCH_LCD																																																																																																														
															ALTERNATES																																																																																																			
<table><tr><th>PART NUMBER</th><th>ALTERNATE FOR PART NUMBER</th><th>BOM OPTION</th><th>REF DES</th><th>COMMENTS:</th></tr><tr><td>378S0140</td><td>378S0141</td><td></td><td>LED700, LED702</td><td>KINGBRIGHT LED</td></tr><tr><td>343S0388</td><td>343S0356</td><td></td><td>U1701</td><td>VESTA A4</td></tr><tr><td>126S0078</td><td>126S0086</td><td></td><td>C722</td><td>EL CAP</td></tr><tr><td>126S0068</td><td>126S0088</td><td></td><td>CF000</td><td>EL CAP</td></tr></table>															PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	378S0140	378S0141		LED700, LED702	KINGBRIGHT LED	343S0388	343S0356		U1701	VESTA A4	126S0078	126S0086		C722	EL CAP	126S0068	126S0088		CF000	EL CAP																																																																											
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																																																														
378S0140	378S0141		LED700, LED702	KINGBRIGHT LED																																																																																																														
343S0388	343S0356		U1701	VESTA A4																																																																																																														
126S0078	126S0086		C722	EL CAP																																																																																																														
126S0068	126S0088		CF000	EL CAP																																																																																																														



RUN RAILS

ONLY ON IN RUN

PWRON RAILS

ON IN RUN AND SLEEP

ALL RAILS

ALWAYS ON WHEN UNIT HAS AC POWER (TRICKLE)

GND RAILS

CHASSIS GND

PLANE STICHING CAPS

Power Conn / Alias

SYNC_MASTER=M23-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	19
SCALE	SHT	OF
NONE	7	154





Signal Alias		
SYNC_MASTER=FINO-DD		SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	19
SCALE		SHT	8 OF 154
NONE			

8		7		6		5		4		3		2		1					
D	THE FOLLOWING NETS ARE USED ONLY WHEN THE DEVELOPMENT BOM OPTION IS ENABLED														D				
	NO_TEST=YES	ENET_TXD_R<7>	130	131	NO_TEST=YES	TP_VESTA_TVCO_24	130	139	THE FOLLOWING NETS DO NOT HAVE TEST POINT BECAUSE OF ROUTING DENSITY AND SIGNAL INTEGRITY. TEST COVERAGE WILL BE BY FCT NOTE FOR SHARING: DO NOT INCLUDE THIS LIST UNTIL PCB LAYOUT ADDS TEST POINTS. THIS LIST IS A RESULT OF PCB LAYOUT HAVING DIFFICULTY PLACING TEST POINTS ON THESE NETS										
	NO_TEST=YES	ENET_TXD_R<6>	130	131	NO_TEST=YES	TP_VESTA_TXC_RXC_DELAY	132	132	NO_TEST=YES	100M_N<0>	82	97	JTAG TEST POINTS NEED TO BE ON THE BOTTOM OF THE BOARD ADDING FUNC_TEST=TRUE TO THESE NETS						
	NO_TEST=YES	ENET_TXD_R<5>	130	131	NO_TEST=YES	TP_I2S2_SB_TO_DEV.DTO	134	134	NO_TEST=YES	100M_P<0>	82	97							
	NO_TEST=YES	ENET_TXD_R<4>	130	131	NO_TEST=YES	TP_NB_APSYNC	24	24	NO_TEST=YES	CKA_N<0>	84	97							
	NO_TEST=YES	ENET_TXD_R<3>	130	131	NO_TEST=YES	TP_SB_WATCHDOG	44	44	NO_TEST=YES	CKA_P<0>	84	97							
	NO_TEST=YES	ENET_TXD_R<2>	130	131	NO_TEST=YES	NC_CPU_IBEN_CLK	31	31	NO_TEST=YES	HT_NB_N<0>	98	101							
	NO_TEST=YES	ENET_TXD_R<1>	130	131	NO_TEST=YES	NC_J3108_10	31	31	NO_TEST=YES	HT_NB_P<0>	98	101							
	NO_TEST=YES	ENET_TXD_R<0>	130	131	NO_TEST=YES	NC_J3108_11	31	31	NO_TEST=YES	HT_NB_REFCLK_NF<0>	98	101							
	NO_TEST=YES	ENET_TXD<7>	130	131	NO_TEST=YES	NC_J3108_12	31	31	NO_TEST=YES	HT_NB_REFCLK_PF<0>	98	101							
	NO_TEST=YES	ENET_TXD<6>	130	131	NO_TEST=YES	NC_J3108_8	31	31	NO_TEST=YES	HT_NB_TO_SB_CAD_N<0..7>	101	101							
C	NO_TEST=YES	ENET_TXD<5>	130	131	NO_TEST=YES	NC_J3108_9	31	31	NO_TEST=YES	HT_NB_TO_SB_CAD_P<0..7>	101	101	FUNC_TEST=TRUE	TP_JTAG_SB_TCK	20				
	NO_TEST=YES	ENET_TXD<4>	130	131	NO_TEST=YES	NC_JTAGMUX_3	30	30	NO_TEST=YES	HT_NB_TO_SB_CLK_P<0>	101	101	FUNC_TEST=TRUE	TP_JTAG_SB_TDI	20				
	NO_TEST=YES	ENET_TXD<3>	130	131	NO_TEST=YES	NC_PP1V5_PULSAR	12	12	NO_TEST=YES	HT_NB_TO_SB_CLK_P<0>	101	101	FUNC_TEST=TRUE	TP_JTAG_SB_TDO	20				
	NO_TEST=YES	ENET_TXD<2>	130	131								FUNC_TEST=TRUE	TP_JTAG_SB_TMS	20					
	NO_TEST=YES	ENET_TXD<1>	130	131								FUNC_TEST=TRUE	JTAG_SB_TRST_L	20					
	NO_TEST=YES	ENET_TXD<0>	130	131															
	NO_TEST=YES	ENET_RXD_R<7>	130	131								FUNC_TEST=TRUE	JTAG_NB_TCK	20					
	NO_TEST=YES	ENET_RXD_R<6>	130	131								FUNC_TEST=TRUE	JTAG_NB_TDI	20					
	NO_TEST=YES	ENET_RXD_R<5>	130	131								FUNC_TEST=TRUE	JTAG_NB_TDO	20					
	NO_TEST=YES	ENET_RXD_R<4>	130	131								FUNC_TEST=TRUE	JTAG_NB_TMS	20					
B	NO_TEST=YES	ENET_RXD_R<3>	130	131								FUNC_TEST=TRUE	JTAG_NB_TRST_L	20					
	NO_TEST=YES	ENET_RXD_R<2>	130	131															
	NO_TEST=YES	ENET_RXD_R<1>	130	131								FUNC_TEST=TRUE	TP_JTAG_VESTA_TDI	17					
	NO_TEST=YES	ENET_RXD_R<0>	130	131								FUNC_TEST=TRUE	TP_JTAG_VESTA_TDO	17					
	NO_TEST=YES	ENET_TX_EN_R	130	131								FUNC_TEST=TRUE	TP_JTAG_VESTA_TCK	17					
	NO_TEST=YES	ENET_TX_ER_R	130	131								FUNC_TEST=TRUE	TP_JTAG_VESTA_TMS	17					
	NO_TEST=YES	ENET_TX_EN	130	131								FUNC_TEST=TRUE	TP_JTAG_VESTA_TRST_L	17					
	NO_TEST=YES	ENET_TX_ER	130	131															
	NO_TEST=YES	TP_HT_MB_TO_NB_CLK_N<1>	101	101								FUNC_TEST=TRUE	JTAG_CPU_TCK	30					
	NO_TEST=YES	TP_HT_MB_TO_NB_CLK_P<1>	101	101								FUNC_TEST=TRUE	JTAG_CPU_TDI	30					
A	NO_TEST=YES	NC_CPU_AFN	56	56								FUNC_TEST=TRUE	JTAG_CPU_TDO	30					
	NO_TEST=YES	NC_I2C_SMU_CPU_SCL_IN	31	31								FUNC_TEST=TRUE	JTAG_CPU_TMS	30					
	NO_TEST=YES	NC_PSR0	56	56								FUNC_TEST=TRUE	JTAG_CPU_TRST_L	30					
	NO_TEST=YES	NC_PSR0_ENABLE	56	56															
	NO_TEST=YES	NC_SLOT_TOTAL_PWR	31	31															
	NO_TEST=YES	NC_SMU_CPU_VID_LE0	31	31															
	NO_TEST=YES	NC_SMU_CPU_VID_LE1	31	31															
	NO_TEST=YES	NC_SMU_FAN_RPM3	31	31															
	NO_TEST=YES	NC_SMU_FAN_RPM4	31	31															
	NO_TEST=YES	NC_SMU_FAN_RPM5	31	31															
THE FOLLOWING PULSAR NETS WILL BE TESTED VIA TEST JET																			
		NO_TEST=YES	CPU_A_IBEN_CLK_R	26			NO_TEST=YES	PLLOCK	8			NO_TEST=YES	100M_N<0>	82	97				
		NO_TEST=YES	CPU_B_IBEN_CLK_R	26			NO_TEST=YES	LED_PP1V8_RUN_N	11			NO_TEST=YES	100M_P<0>	82	97				
		NO_TEST=YES	CPU_A_APSYNC_R	26			NO_TEST=YES	LED_PP1V8_RUN_P	11			NO_TEST=YES	CKA_N<0>	84	97				
		NO_TEST=YES	CPU_B_APSYNC_R	26			NO_TEST=YES	LED_PP1V5_RUN_FOR_LED	12			NO_TEST=YES	CKA_P<0>	84	97				
		NO_TEST=YES	NB_APSYNC_R	26			NO_TEST=YES	LED_PP1V5_RUN_N	12			NO_TEST=YES	HT_NB_N<0>	98	101				
		NO_TEST=YES	HT_SB_REFCLK_R	26			NO_TEST=YES	LED_PP1V5_RUN_P	12			NO_TEST=YES	HT_NB_P<0>	98	101				
		NO_TEST=YES	HT_NB_REFCLK_H0_R	26			NO_TEST=YES	PULSAR_1V5_RUN_SWITCH	12			NO_TEST=YES	HT_NB_REFCLK_NF<0>	98	101				
		NO_TEST=YES	HT_NB_REFCLK_L0_R	26			NO_TEST=YES	PP1V2_RUN_FOR_LED	13			NO_TEST=YES	HT_NB_TO_SB_CAD_N<0..7>	101	101				
		NO_TEST=YES	CLK_RAIFREF_200M_P_R	26			NO_TEST=YES	LED_PP1V2_RUN_N	13			NO_TEST=YES	HT_NB_TO_SB_CAD_P<0..7>	101	101				
		NO_TEST=YES	CLK_RAIFREF_200M_N_R	26			NO_TEST=YES	LED_PP1V2_RUN_P	13			NO_TEST=YES	HT_NB_TO_SB_CLK_P<0>	101	101				
		NO_TEST=YES	NB_PMR_CLK_P_R	26			NO_TEST=YES	KP_V<1>	65			NO_TEST=YES	HT_NB_TO_SB_CLK_N<0>	101	101				
		NO_TEST=YES	NB_PMR_CLK_N_R	26			NO_TEST=YES	KP_V<2>	65			NO_TEST=YES	HT_SB_TO_NB_CAD_N<0..7>	101	101				
		NO_TEST=YES	NB_PMR_CLK_P_C	26			NO_TEST=YES	CPU_SENSE_KP_V	65			NO_TEST=YES	HT_SB_TO_NB_CAD_P<0..7>	101	101				
		NO_TEST=YES	NB_PMR_CLK_N_C	26			NO_TEST=YES	NB_PLL_OUT_TRG_R	65			NO_TEST=YES	HT_SB_TO_NB_CLK_P<0>	101	101				
		NO_TEST=YES	GFY_SLOT_PCIE_REFCLK_P_C	26			NO_TEST=YES	NB_PLL_OUT_TRG	65			NO_TEST=YES	HT_SB_TO_NB_CLK_N<0>	101	101				
		NO_TEST=YES	GFY_SLOT_PCIE_REFCLK_N_C	26			NO_TEST=YES	PP5V_T555	59			NO_TEST=YES	PCIE_SLOTA_TO_NB_N<0..15>	9	82				
		NO_TEST=YES	PCIE_A_REFCLKIN_P_C	26			NO_TEST=YES	T555_DISC	59			NO_TEST=YES	PCIE_SLOTA_TO_NB_P<0..15>	9	82				
		NO_TEST=YES	PCIE_A_REFCLKIN_N_C	26			NO_TEST=YES	T555_THRES	59			NO_TEST=YES	PCIE_NB_TO_SLOTA_NF<0..13>	9	82				
		NO_TEST=YES	PCIE_B_REFCLKIN_P_C	26			NO_TEST=YES	T555_OUT	59			NO_TEST=YES	PCIE_NB_TO_SLOTA_NF<7>	9	82				
		NO_TEST=YES	PCIE_B_REFCLKIN_N_C	26			NO_TEST=YES	T555_PWM	59			NO_TEST=YES	PCIE_NB_TO_SLOTA_P<1>	9	82				
		NO_TEST=YES	PCIE_C_REFCLKIN_P_C	26			NO_TEST=YES	PP3V3_GPU_TSENSE	93			NO_TEST=YES	PCIE_NB_TO_SLOTA_P<10>	9	82				
		NO_TEST=YES	PCIE_C_REFCLKIN_N_C	26			NO_TEST=YES	TSENSE_GPU_OVERTEMP_L	93			NO_TEST=YES	PCIE_NB_TO_SLOTA_PF<13>	9	82				
		NO_TEST=YES	NB_DDR_REFCLK_P_R	26			NO_TEST=YES	TSENSE_GPU_ADD0	93			NO_TEST=YES	PCIE_NB_TO_SLOTA_PF<14>	9	82				
		NO_TEST=YES	NB_DDR_REFCLK_N_R	26			NO_TEST=YES	TSENSE_GPU_ADD1	93			NO_TEST=YES	PCIE_NB_TO_SLOTA_NF<12>	9	82				
		NO_TEST=YES	CLK_RA1_GIGE_25MHZ_R	26			NO_TEST=YES	GPU_DIODE_PLUS	93			NO_TEST=YES	PCIE_NB_TO_SLOTA_PF<10>	9	82				
		NO_TEST=YES	QUA0_REF_25MHZ_R	26			NO_TEST=YES	GPU_DIODE_MINUS	93			NO_TEST=YES	PCIE_NB_TO_SLOTA_PF<4>	9	82				
		NO_TEST=YES	SB_CLK25M_SATA_R	26			NO_TEST=YES	LED8700_P	136			NO_TEST=YES	HT_MB_TO_NB_CTL_N<1>	98	98				
		NO_TEST=YES	QUA1_REF_25MHZ_R	26			NO_TEST=YES	LED8701_P	136			NO_TEST=YES	HT_MB_TO_NB_CTL_P<1>	98	98				
		NO_TEST=YES	PCI_CLK33M_SB_EXT_R	26			NO_TEST=YES												
		NO_TEST=YES	SB_AIRPRT_CLK_33MHZ_R	26			NO_TEST=YES												
		NO_TEST=YES	CLK_RA1_REFCLK_60M_R	26			NO_TEST=YES												
		NO_TEST=YES	SB_USB2_CLK_33MHZ_R	26			NO_TEST=YES												
ADDING NO_TEST TO ALL PCIE NETS TO AVOID STUBS WILL GET COVERAGE IN FCT WITH A DIAG THAT CHECKS THAT THE BUS IS 16 LANES WIDE																			
		NO_TEST=YES	PCIE_NB_TO_SLOTA_NF<0..15>	9			NO_TEST=YES								A				
		NO_TEST=YES	PCIE_NB_TO_SLOTA_PF<0..15>	9			NO_TEST=YES												
		NO_TEST=YES	PCIE_NB_TO_SLOTA_P<0..15>	9			NO_TEST=YES												
		NO_TEST=YES	PCIE_SLOTA_TO_NB_NF<0..15>	84			NO_TEST=YES												

1.8V VOLTAGE REGULATOR



1.8V Vreg

SYNC_MASTER=M23-PC SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	19
SCALE	SHT	OF
NONE	11	154




KODIAK CORE VOLTAGE REGULATOR

NOTE :
IRU3037ACS VREF=0.8VDC
VOUT=VREF*(R1203+R1205)/R1205=1.25VDC
LOAD FROM POWER BUDGET
8.5A PEAK CURRENT DRAW
7.2A CONTINUOUS CURRENT DRAW


1.35V R1205=2.87K
1.30V R1205=3.24K
1.25V R1205=3.65K

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S9348	376S9388		Q1201, Q1202	




TURNING ON PP2V5_PWRON WITH 1V2_PWRON
SO THAT 1.5V IS THE FIRST RAIL UP ON KODIAK

LOAD FROM POWER BUDGET
1.3A PEAK CURRENT DRAW
1.0A CONTINUOUS CURRENT DRAW



PP1V5_PWRON_PULSAR



1.5V Vreg

SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


PP1V2_ALL VOLTAGE REGULATOR



NOTE:
SET OUTPUT=1.22-1.23V
IRU3037ACS VREF=0.8VDC
VOUT=VREF*(R1003+R1005)/R1005=1.22-1.23VDC
POWER BUDGET CURRENT OF TOTAL RAILS
3.2A PEAK
2.6A CONTINUOUS


PP1V2_PWRON FET SWITCH

PEAK CURRENT 1.3A
1.0A CONTINUOUS



PP1V2_RUN FET SWITCH

PEAK CURRENT 1.3A IF KODIAK 1.2V CAN BE TURNED OFF IN SLEEP. 0.6A/M33 0.0A/M23 IF NOT




1.2V Vreg


SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. 19
	SCALE NONE	SHT 13 OF 154	

A




PEAK CURRENT 0.1A



APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-6790	REV. 19
SCALE NONE	SHT 15	OF 154



5V & 3.3V Fets

SYNC_MASTER=FINO-PC

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	19
SCALE		SHT	16 OF 154
NONE			

Page Notes

Power aliases required by this page:


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- VESTA1V2_BURST / VESTA1V2_PULSE
Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.

VESTA JTAG

139 132 17 7 =PP3V3_ENETFW

VESTA HAS INTERNAL PULLUPS. MLB PULLUPS MAY BE NOSTUFFED IN EVT.



M23: ADDED C1726 AND C1744 PER BROADCOM RECOMMENDATIONS

139 132 7 =PP1V2_ENETFW
L1700 FERR-EMI-600-OHM
PP1V2_VESTA_AVDDL
MIN_LINE_WIDTH=0.50 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=1.2V

M23: PP3V3_ENETFW IS AN ALL RAIL

139 132 17 7 =PP3V3_ENETFW

R1750 10K
1/10W
MF-LF
402

139 132 17 7 =PP3V3_ENETFW

R1751 47K
5%
1/16W
MF-LF
402

VESTA_RESET_RC

C1750 1uF
10%
6.3V
CERM
402

139 132 17 7 =PP3V3_ENETFW

VESTA_RESET_H

01750 2N7002DW-X-F
SOT-363

139 132 17 7 =PP3V3_ENETFW

R1752 10K
5%
1/16W
MF-LF
402

139 132 17 7 =PP3V3_ENETFW

RESET ASSERT REQUIREMENT IS 20MS TO 100MS

01750 2N7002DW-X-F
SOT-363

139 132 17 7 =PP3V3_ENETFW

VESTA_RESET_H

01750 2N7002DW-X-F
SOT-363

139 132 17 7 =PP3V3_ENETFW

VESTA_RESET_H

01750 2N7002DW-X-F
SOT-363

139 132 17 7 =PP3V3_ENETFW

VESTA_RESET_H

01750 2N7002DW-X-F
SOT-363

139 132 17 7 =PP3V3_ENETFW

VESTA_RESET_H

01750 2N7002DW-X-F
SOT-363

139 132 17 7 =PP3V3_ENETFW

VESTA_RESET_H

01750 2N7002DW-X-F
SOT-363

139 132 17 7 =PP3V3_ENETFW

VESTA_RESET_H

01750 2N7002DW-X-F
SOT-363

To keep Vesta from being held
in reset when system is off
NOTE: Reset GPIO is active HIGH

VESTA MISC

SEE_TABLE

U1701

VESTA-V1.3

FBGA-200-LF

1 OF 3

IPD 2.5V_EN

TP_VESTA_2_5V_EN

REGSUP1 E1 TP_VESTA_REGSUP1

REGSEN1 F1 TP_VESTA_REGSEN1

REGCTL1 G5 TP_VESTA_REGCTL1

REGSUP2 E2 TP_VESTA_REGSUP2

REGSEN2 F2 TP_VESTA_REGSEN2

REGCTL2 G4 TP_VESTA_REGCTL2

REGSUP2 E2 TP_VESTA_REGSUP2

REGSEN2 F2 TP_VESTA_REGSEN2

REGCTL2 G4 TP_VESTA_REGCTL2

REGSUP2 E2 TP_VESTA_REGSUP2

REGSEN2 F2 TP_VESTA_REGSEN2

REGCTL2 G4 TP_VESTA_REGCTL2

REGSUP2 E2 TP_VESTA_REGSUP2

REGSEN2 F2 TP_VESTA_REGSEN2

REGCTL2 G4 TP_VESTA_REGCTL2

REGSUP2 E2 TP_VESTA_REGSUP2

REGSEN2 F2 TP_VESTA_REGSEN2

REGCTL2 G4 TP_VESTA_REGCTL2

REGSUP2 E2 TP_VESTA_REGSUP2

REGSEN2 F2 TP_VESTA_REGSEN2

REGCTL2 G4 TP_VESTA_REGCTL2

REGSUP2 E2 TP_VESTA_REGSUP2

REGSEN2 F2 TP_VESTA_REGSEN2

REGCTL2 G4 TP_VESTA_REGCTL2

Vesta Core / Misc

SYNC_MASTER=FINO-DC

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-6790

19

SCALE


NONE

SHT

17

OF

154



D

C

B


A


D


C

B

A








PULSAR2 POWER		
SYNC_MASTER=Q63		SYNC_DATE=08/01/2005
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	19
SCALE		SHT	OF
NONE		25	154



LAST_MODIFIED= Tue Aug 30 17:23:25 2005

DRAWING

TITLE: PULSAR2

DATE: 08/30/05

QUASAR CLOCKS ARE RESISTOR DIVIDED DOWN TO 1.8V ON QUASAR PAGES
LAST MODIFIED: APR 26, 04

PULSAR2 CLOCKS		
SYNC_MASTER=FINO-ME		SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

SIZE	DRAWING NUMBER	REV.
D	051-6790	19
SCALE	SHT	OF
NONE	26	154



APPLE COMPUTER INC.

N/C ALIASES

CLOCK CONSTRAINTS

N/C RAINIER CLOCKS

```
6 NC CLK RAI REFCLK 66M      —      CLK RAI REFCLK 66M      26
  MAKE BASE=TRUE              —
```

```
6 NC CLK RAI GIGE 25MHZ      —      CLK RAI GIGE 25MHZ 26
   MAKE_BASE=TRUE            =
```

```
6 NC_CLK_RAI_200M P<0> == CLK_RAI_200M P<0> 26
  MAKE_BASE=TRUE ==
```

```
6 NC_CLK_RAT_200M N<0> == CLK_RAT_200M N<0> 26
   MAKE_BASE=TRUE
```

6 NC_CLK_RATE_PCIEA P<0> — CLK_RATE_PCIEA P<0> 26
MAKE_BASE=TRUE —

```
6 NC_CLK_RAI_PCTEA N<0> == CLK_RAI_PCTEA N<0> 26
   MAKE_BASE=TRUE
```

```
6 NC_CLK_RAI_PCIEB_P<0> — CLK_RAI_PCIEB_P<0> 26
  MAKE_BASE=TRUE ==
```

```
6 NC CLK RAI PCTEB N<0> == CLK RAI PCIEB N<0> 26
```

```
6 NC_CLK_RAI_PCIEC P<0> == CLK_RAI_PCIEC P<0> 26
   MAKE_BASE=TRUE ==
```

```
6 NC_CLK_RAI_PCIEC N<0> == CLK_RAI_PCIEC N<0> 26
  MAKE_BASE=TRUE ==
```

N/C CPUB CLOCKS

```
6 NC_ET_CPU_B_SYSCLK_P == EI_CPU_B_SYSCLK_P 26
   MAKE_BASE=TRUE ==
```

```

0 NC EI CPU B SYSCLK_N  ——— EI CPU B SYSCLK_N 26
  MAKE_BASE=TRUE         ———

```

6	NC CPU B APSYNC	==	CPU B APSYNC	26
	MAKE_BASE=TRUE			

N/C QUASAR CLOCKS

6 NC_RAM_ARB0_REF25MHZ — RAM_ARB0_REF25MHZ 26
MAKE_BASE=TRUE —


```
6 NC_RAM_ARB1_REF25MHZ — RAM_ARB1_REF25MHZ 26
  MAKE_BASE=TRUE —
```

		DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	ELECTRICAL_CONSTRAINT_SET	
26	NB_PMR_CLK_P	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	16
26	NB_PMR_CLK_N	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	16
119	PCI_CLK66M_SB_INT		PCI_CLK_SB	P3MM_SPACING	PCI_CLK_SB	16
119	PCI_CLK33M_SB_EXT_RR		PCI_CLK_SB	PCI_CLK_SB	PCI_CLK_SB_CAP	17

NOTE :

ALL OTHER CLOCK CONSTRAINTS ON THEIR
RESPECTIVE BUS PAGES

```
26 PCI_CLK33M_USB2 == PCI_CLK33M_USB2 122
    MAKE_BASE=TRUE ==
```



Page Notes

Power aliases required by this page:
- =PP3V3_ALL_SMU
- =PP3V3_ALL_RTC
- =PP3V3_PWRON_SMU
- =PPVREF_SMU (SMU AVCC OR 2.5V REFERENCE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

NOTE: CPU current/voltage monitoring (CPU_SENSE_I/CPU_SENSE_V) requires 100K/10uF RC filter at SMU pins. Caps should connect to GND_SMU_AVSS. SMU_VREF should be same signal or reference used by monitoring circuit, but be aware that this will affect other analog inputs such as AC adapter ID.

NOTE: All analog inputs to SMU should have a 100pF capacitor to the SMU AVSS signal (GND_SMU_AVSS). None of those capacitors are provided on this page.

NOTE: Some primary and alternate functions require pull-ups that are not provided on this page. Please review the latest SMU specification to ensure missing pull-ups are provided on another page.

NOTE: Pinout matches SMU pinout v1.51.

System Management Unit

Alternate Functions

Tower & Server

Port		Port	
31 28 CPU VID<0>	6.0	SAT MRESET L	
31 28 CPU VID<1>	6.1	CPU A INSERTED L	
31 28 CPU VID<2>	6.2	CPU B INSERTED L	
31 28 I2C SMU CPU SDA IN	7.2	SMU FAN PWM8	
31 28 I2C SMU CPU SCL IN	7.4	SMU FAN PWM9	
31 28 I2C SMU A SDA IN	9.0	I2C SMU A SDA	31 39
31 28 I2C SMU A SDA OUT L	9.1	I2C SMU A SCL	31 39
31 28 CPU VID<3>	6.3	SMU FAN RPM6	
31 28 CPU VID<4>	6.4	SMU FAN RPM7	
31 28 I2C SMU A SCL IN	3.2	NB_TDI	
31 28 I2C SMU A SCL OUT L	3.3	NB_TCK	
31 28 I2C SMU CPU SDA OUT L	8.5	NB_TMS	
31 28 I2C SMU CPU SCL OUT L	10.7	NB_TDO SMU	

System Management Unit

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	19
SCALE	SHT	OF
NONE	28	154





SMU SUPPLEMENTAL (3)

SYNC_MASTER=F1N0-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SMU ALIASES

ALIASES ARE ONLY NECESSARY WHERE USE DIFFERS FROM Q63.

COMMENT (ONLY IF USE DIFFERS FROM Q63)

M23 NET NAME

M23 SMU ALLOCATION

Q63 NET NAME (SHARED PAGE)

Q63 NC'S THESE AS IT USES A SAT.

M23/M33 DOESN'T HAVE THOSE FANS.

Q63 USES SMU_SER_SEL FOR SPDIF-SMU-DEBUG. NOT M23/M33 FEATURE.
M23/M33 DOESN'T USE. P1.0 NC ON PG 7.

SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7.

M23/M33 DOESN'T USE P1.4. NC ON PG 7.

CPU_VID_LE0 FOR Q82. NOT M23/M33 FEATURE.
CONSIDER D00R_AJAR FOR M23/M33 DIMM ACCESS D00R?
CPU_VID_LE1 FOR Q82. NOT M23/M33 FEATURE.
M23/M33 DOESN'T HAVE THIS FAN.

M23/M33 DOESN'T HAVE FAN TACHS P2.5, P2.6, P2.7.
M23/M33 USES TACH0 (P2.2), TACH1 (P2.3), TACH2 (P2.4) ONLY.

M23/M33 ONLY CONNECTS I2C TO KODIAK NOW; CPU HAS PULLUPS ON ITS PG.

Q63 USE OF P7.2 IS PWM FAN

SELECT BETWEEN CPU OR NB TMS AND TDO FROM/TO SMU

M23/M33 DOESN'T HAVE THIS FAN (P7.4)

M23/M33 USES FAN_RPM0 (P7.3), FAN_RPM1 (P7.5), FAN_RPM2 (P7.7) ONLY.

M23/M33 DOESN'T NEED TO MAKE VDNAP0 DO TRIPLE-DUTY.

Q63 USE OF P9.1 IS TACH 8.


SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7.

M23/M33 HAS NO SLOTS.

CPU_SENSE_I0	P0.0		
CPU_SENSE_V0	P0.1		
CPU_TEMP0	P0.2		
CPU_BYPASS	P0.3		
NC_SMU_FAN_RPM3	FAN_CNTL0_4	==	SMU_FAN_RPM3
NC_SMU_FAN_RPM4	FAN_CNTL0_5	==	SMU_FAN_RPM4
NC_SMU_FAN_RPM5	FAN_CNTL0_6	==	SMU_FAN_RPM5
NC_SMU_SER_SEL	SMU_SCCL_SEL	==	SMU_SER_SEL
CPU_SENSE_I1	P1.1		
CPU_SENSE_V1	P1.2		
CPU_TEMP1	P1.3		
PS1_3	P1.3		
PS1_4	P1.4		
POWERFAIL*	P1.5		
NC_SMU_CPU_VID_LE0	CPU_VID_LE0	==	SMU_FAN_TACH9
NC_SYS_D00R_AJAR_L	D00R_AJAR*	==	SYS_D00R_AJAR_L
NC_SMU_CPU_VID_LE1	CPU_VID_LE1	==	SMU_FAN_TACH6
NC_SMU_FAN_TACH7	FAN_TACH2_1	==	SMU_FAN_TACH7
NC_SMU_FAN_TACH3	FAN_TACH2_2	==	SMU_FAN_TACH3
NC_SMU_FAN_TACH4	FAN_TACH2_3	==	SMU_FAN_TACH4
NC_SMU_FAN_TACH5	FAN_TACH2_4	==	SMU_FAN_TACH5
I2C_SMU_A_SDA	IIC_A_DAT	==	I2C_SMU_A_SDA_IN
I2C_SMU_A_SCL	IIC_A_CLK	==	I2C_SMU_A_SDA_OUT_L
SMU_JTAG_TDI	TDI	==	I2C_SMU_A_SCL_IN
SMU_JTAG_TCK	TCK	==	I2C_SMU_A_SCL_OUT_L
IIC_E_DAT	P3.4		
IIC_E_CLK	P3.5		
DIAG_LED	P3.6		
OVERTEMP*	P3.7		
CPU_VID[0]	P6.0		
CPU_VID[1]	P6.1		
CPU_VID[2]	P6.2		
CPU_VID[3]	P6.3		
CPU_VID[4]	P6.4		
CPU_VID[5]	P6.5		
DEBUG_RXD	P6.6		
DEBUG_TXD	P6.7		
IIC_B_DAT	P7.0		
IIC_B_CLK	P7.1		
SMU_CPU_NB_SEL	CPU_TMS	==	I2C_SMU_CPU_SDA_IN
NC_I2C_SMU_CPU_SCL_IN	FAN_CNTL7_3	==	I2C_SMU_CPU_SCL_IN
VDNAP2	FAN_CNTL7_5		
FAN_CNTL7_7	P7.7		
SYSTEM_LED	P8.0		
NB_RESET*	P8.1		
PME*	P8.2		
VDNAP0	P8.3		
SLEWING*	P8.4		
SMU_JTAG_TMS	NB_TMS	==	I2C_SMU_CPU_SDA_OUT_L
POWERUP*	P8.6		
SLEEP	P8.7		
CLK_RESET*	P9.0		
CPU_HRESET	P9.1	==	SMU_FAN_TACH8
SMU_DOORBELL*	P9.2		
STOP_XTAL*	P9.3		
PS9_5	P9.5		
PS9_6	P9.6		
NC_SLOT_TOTAL_PWR	SLOT_TOTAL_PWR	==	SYS_SLOT_PWR
VDNAP1	P10.0		
IO_RESET*	P10.1		
SUSPEND_ACK*	P10.2		
SUSPEND_IO_ACK*	P10.3		
SUSPEND_REQ*	P10.4		
PWR_BUTTON*	P10.5		
RST_BUTTON*	P10.6		
SMU_JTAG_TDO	TDO	==	I2C_SMU_CPU_SCL_OUT_L

CPU VID<0:5>

VID CONTROLLED BY SMU



SMU SUPPLEMENTAL (4)

SYNC_MASTER=F1N0-HS SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6790	REV.	19
SCALE	NONE	SHT	31	OF	154





Fan 2 & HD Temp

SYNC_MASTER=FINO-HS

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	19
SCALE		SHT	33 OF 154
NONE			









KODIAK EI A	
SYNC_MASTER=Q63	SYNC_DATE=08/01/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	19
SCALE		SHT	OF
NONE		42	154



PG 49 & 52 HAVE MORE CAPS

QREQ_L AND SUSPENDREQ_L AND HACK
SAME AS Q45



CPU EI AND IO

SYNC_MASTER=F1N0-HS

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE D


DRAWING NUMBER 051-6790


REV. 19

SCALE NONE

SHT 43 OF 154







CPU POWER AND BYPASS

SYNC_MASTER=F10-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	19
SCALE	SHT OF		
	NONE 48 154		



PROC DECOUPLING

SYNC_MASTER=FINO-HS

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	19
SCALE		SHT	49 OF 154
NONE			



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
12850078	1	EL CAP, 330UF, 20%, 16V	C5035	
SYMBOL WAS NOT READY FOR DVT2 RELEASE				

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0340	376S0388		Q5010, Q5020	
376S0341	376S0390		Q5011, Q5013, Q5021, Q5023	

CPU Vcore VREG

SYNC_MASTER=M23-HS

SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





CPU AVDD VREG

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. 19
	SCALE NONE	SHT 54 OF	154



D

C

B


A

D

C

B

A



U1900
BGA
PART 1
(8 OF 10)
PWR/GND

KODIAK-ASIC-040812

KODIAK NBMEM PWR & CAPS

SYNC_MASTER=Q63

SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-6790

19

SCALE

NONE

SHT

OF

58


154

DRAWING


LAST_MODIFIED=Tue Aug 30 17:23:52 2005

TITLE=02000000

ASSEMBLY=00000000



DQ/DQS OKAY TO TIE TO GROUND FOR THERMALS



INTERFACE - CONTROL MEMORY



KODIAK-ASIC-040812

KODIAK-ASIC-040812

KODIAK-ASIC-040812

Kodiak 128bit CS/CKE/ODT mapping (Q63 style)						
DIMM RANK	CS	CKE	ODT	M23 Function	D bits	
A0	0	0	0	onboard DRAM	0:63	0:63
A1	1	1	1	onboard DRAM	0:63	0:63
B2	8	0	4	16790 rank 1	64:127	64:127
B3	9	1	5	16790 rank 2	64:127	64:127
C4	2	2	1	*unused*	0:63	0:63
C5	3	3	2	*unused*	0:63	0:63
D6	10	3	5	*unused*	64:127	64:127
E8	5	5	2	*unused*	0:63	0:63
F9	4	4	6	*unused*	64:127	64:127
G13	6	6	3	*unused*	0:63	0:63
H14	14	9	7	*unused*	64:127	64:127
H15	15	7	3	*unused*	0:63	0:63

Kodiak 128bit CS/CKE/ODT mapping (v1.1 only)						
DIMM RANK	CS	CKE	ODT	M23 Function	D bits	
A0	0	0	0	onboard DRAM	0:63	0:63
A1	1	1	1	onboard DRAM	0:63	0:63
B2	4	5	2	16790 rank 1	64:127	64:127
B3	5	4	3	16790 rank 2	64:127	64:127
C4	3	3	1	*unused*	0:63	0:63
D6	7	7	3	*unused*	64:127	64:127
D7	6	6	3	*unused*	0:63	0:63



Kodiak Memory Dq/Ctl

SYNC_MASTER=F1N0-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER		REV.
	D	051-6790	
SCALE	SHT		OF
	NONE	59	

KODIAK MEMORY INTERFACE




Main Memory Clock Buffer

SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	19
SCALE	NONE	SHT	62 OF 154



MEMORY ADDR BRANCHING
SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	19
SCALE		SHT	63 OF 154
NONE			



PLACE CAPS CLOSE TO VDD/VDDQ PINS OF DIMM SOCKET

Memory Dimm A

SYNC_MASTER=FINO-DS

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	19
SCALE		SHT	OF
NONE		67	154



MLB Mem Series Term

SYNC_MASTER=F10-DS SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333T0032	4	IC, SDRAM, DDR2, 512MBIT, X8	U6900, U6910, U6920, U6930	CRITICAL	
333T0032	4	IC, SDRAM, DDR2, 512MBIT, X8	U7040, U7050, U7060, U7070	CRITICAL	

On-Board DDR SDRAM

SYNC_MASTER=FIN0-DS SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	19
SCALE	SHT	OF
NONE	69	154



On-Board DDR SDRAM

SYNC_MASTER=FINO-DS

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	19
SCALE		SHT	OF
NONE		70	154




KODIAK PCI-E X16

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY
LAST MODIFIED=Tue Aug 30 17:24:17 2005
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





NOTE:
SET OUTPUT = 1.25V +/- 2% FOR RV370 XT
1.30V +/- 2% FOR RV380 XT

IRU3037ACS VREF = 0.8 VDC
VOUT=VREF*(R8503+R8505)/R8505

PEAK CURRENT OF PPVCORE_GPU
7.2A WITH RV370 XT
8.3A WITH RV380 XT

M23=1.272V
M33=1.332V

Graphics Vregs

SYNC_MASTER=M23-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

POWER SEQUENCING FOR RV370/80: =PP3V3_GPU > =PPV_GPU_MEM > VDDC_CT > PPVCORE_GPU
PP2V5_GPU_A2VDD > PP1V8_GPU > PCIE_PVDD

THE ENTIRE SEQUENCE SHOULD TAKE LESS THAN 40 MS (T1+T3 IN DATABOOK)
HOWEVER IDEALLY ALL POWER RAILS SHOULD RAMP TOGETHER
POWER DOWN SEQUENCE SHOULD BE IN REVERSE ORDER

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	19
SCALE		SHT	OF
NONE		85	154



GPU Core Power

SYNC_MASTER=FINO-DD

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6790		19
SCALE		SHT	OF	
NONE		86	154	



GPU Frame Buffer

SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER		REV.
	D	051-6790	19
SCALE	SHT		OF
	87		154







PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM A

SYNC_MASTER=FINO-DD

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

D

051-6790

19

SCALE

NONE

SHT




89

OF


154

ATI STRAPS

APPLE GPIOS



MEMORY STRAPS



GPIO<7> - MEMORY DIE REVISION

0 - ORIGINAL DIE REVISION

1 - NEW (FUTURE) DIE REV

GPIO<10> - MEMORY VENDOR

0 - SAMSUNG

1 - HYNIX

GPIO<14> - MEMORY DENSITY

0 - 4MX32

1 - 8MX32




DVPPDATA<3,4> - SPEED

00 - 325E / 200M

01 - 400E / 300M

10 - 500E / 350M

11 - RESERVED FOR FUTURE USE



GPU Straps

SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	19
SCALE	SHT	OF
NONE	92	154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S8112	1	RES, 80.6 OHM, 1/16W, 1%, 0402	R9372	RV370XT
114S8109	1	RES, 75 OHM, 1/16W, 1%, 0402	R9372	RV380XT

GPU DVI & DACs

SYNC_MASTER=F10-DD

SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





8	7	6	5	4	3	2	1		
D								D	
C								C	
B								B	
A								A	

SIG_NAME	MIN_LINE_WIDTH	MIN_NECK_WIDTH	VOLTAGE
PWR_HT_AVDD	0.4MM	0.2MM	2.5
PWR_HT_AVDD2	0.4MM	0.2MM	2.5
KOD_L15_GND	0.4MM	0.2MM	0
HT_NB_G	KEEP DIFF CLOCK FROM BEING A SINGLE XNET		0

HT ALIASES

FINO-ME06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051-6790

REV. 19

SCALE NONE

SHT 101

154



Page Notes

Power aliases required by this page:
=PP2V5_PWRON_HT
=PP1V2_PWRON_HT

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- SB_HT_200M

Stuffs resistor to select 200MHz HT I/F.

Shasta HyperTransport

SYNC_MASTER=Q63

SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6790

REV.

19

SCALE


NONE

SHT

103

OF

154



Page Notes

Power aliases required by this page:

- PP3V3_PCI
- PP3V3_SB_PCI (CAN BE PP3V3_PCI)
- PP3V3_PWRON_SB
- PP2V5_PWRON_SB

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

PCI Devices implemented on this page:

- AD11 - PCI0 (0x106B/0x0053)
- AD11 - PCI1 (0x106B/0x0054)
- AD11 - PCI2 (0x106B/0x0055)
- AD23 - KeyLargo (0x106B/0x004F, PCI1)
- AD28 - SATA 150 (0x1166/0x0240, PCI0 or 2)
- AD29 - UATA 133 (0x106B/0x0050, PCI0 or 2)
- AD30 - FireWire (0x106B/0x0052, PCI0 or 2)
- AD31 - Ethernet (0x106B/0x0051, PCI0)

Shasta PCI Interface

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	19
SCALE	SHT	OF
NONE	119	154



```
=PCI_CLK33M_USB2
```

Power aliases required by this page:

 - _PPVIO_PCI (to 3.3V or 5V)

Signal aliases required by this page:

 - _PCI_CLK33M_USB2 (33MHz PCI clock)

BOM options provided by this page:

(NONE)

PCI Devices implemented on this page:

AD27 (Slot "G") - USB2 (0x0133/0x0035)

NOTE: This USB2 implementation supports
D3cold.

122 V₊ = PPVIO_PCI_USB2

CC201 0.1µF 25V CERW 482

CC202 0.1µF 25V CERW 482

CC203 0.1µF 25V CERW 482

XWC200

6 PP_VIOPCIUSB2_C2

P4MM

PPC203



Figure 1: Schematic representation of the TP_NEC gene structure. The diagram shows the gene structure with exons represented by horizontal lines and introns by vertical lines. The gene is divided into two main sections: the 5' end and the 3' end. The 5' end contains the NTEST1, SMC, TEB, AMC, and TEST exons. The 3' end contains the NTEST, SRCLK, SRDTA, and SRMOD exons. The introns are labeled with M6, M7, N7, P7, L8, M10, M9, N9, and P9. The gene is flanked by the TP_NEC_NTEST1 and TP_NEC_NTEST regions.


SYNC_MASTER=Q63	SYNC_DATE=08/01/2005
-----------------	----------------------


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





Page Notes

Power aliases required by this page:
- =PP3V3_PCI

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE_X_ITEM symbol to declare U7500 part number.

BootROM

SYNC_MASTER=Q63SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051-6790

REV. 19

SCALE NONE

SHT 125

OF 154





8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



C

B

A



4	3
---	---

SYNC_MASTER=M23-DC SYNC_DATE=06/20/2005

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

	SIZE	DRAWING NUMBER	REV.
--	------	----------------	------



SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-6790
---	----------

SCALE	SHT	OF
-------	-----	----

NONE	129	154
------	-----	-----

1



VESTA -> SHASTA

132 131 9 ENET_CLK125M_GBE_REF_R

I84 MAKE_BASE=TRUE

ENET_CLK125M_GBE_REF

131

132 131 9 ENET_CLK25M_TX_R

I70 MAKE_BASE=TRUE

ENET_CLK25M_TX

131

132 131 9 ENET_CLK125M_RX_R

I71 MAKE_BASE=TRUE

ENET_CLK125M_RX

131

132 131 9 ENET_RXD_R<0>

I72 MAKE_BASE=TRUE

ENET_RXD<0>

9 131

132 131 9 ENET_RXD_R<1>

I73 MAKE_BASE=TRUE

ENET_RXD<1>

9 131

132 131 9 ENET_RXD_R<2>

I74 MAKE_BASE=TRUE

ENET_RXD<2>

9 131

132 131 9 ENET_RXD_R<3>

I75 MAKE_BASE=TRUE

ENET_RXD<3>

9 131

132 131 9 ENET_RXD_R<4>

I76 MAKE_BASE=TRUE

ENET_RXD<4>

9 131

132 131 9 ENET_RXD_R<5>

I77 MAKE_BASE=TRUE

ENET_RXD<5>

9 131

132 131 9 ENET_RXD_R<6>

I78 MAKE_BASE=TRUE

ENET_RXD<6>

9 131

132 131 9 ENET_RXD_R<7>

I79 MAKE_BASE=TRUE

ENET_RXD<7>

9 131

132 131 9 ENET_RX_DV_R

I80 MAKE_BASE=TRUE

ENET_RX_DV

131

132 131 9 ENET_RX_ER_R

I81 MAKE_BASE=TRUE

ENET_RX_ER

131

132 131 9 ENET_COL_R

I82 MAKE_BASE=TRUE

ENET_COL

131

132 131 9 ENET_CRS_R

I83 MAKE_BASE=TRUE

ENET_CRS

131

PLACE THESE SERIES TERM CLOSE TO DRIVER: SB/SHASTA

PLACE THESE SERIES TERM CLOSE TO DRIVER: VESTA

SHASTA -> VESTA

VESTA -> SHASTA

131 9 ENET_TXD_R<0>

I59 MAKE_BASE=TRUE

ENET_TXD<0>

9 131 132

131 9 ENET_TXD_R<1>

I60 MAKE_BASE=TRUE

ENET_TXD<1>

9 131 132

131 9 ENET_TXD_R<2>

I61 MAKE_BASE=TRUE

ENET_TXD<2>

9 131 132

131 9 ENET_TXD_R<3>

I62 MAKE_BASE=TRUE

ENET_TXD<3>

9 131 132

131 9 ENET_TXD_R<4>

I63 MAKE_BASE=TRUE

ENET_TXD<4>

9 131 132

131 9 ENET_TXD_R<5>

I64 MAKE_BASE=TRUE

ENET_TXD<5>

9 131 132

131 9 ENET_TXD_R<6>

I65 MAKE_BASE=TRUE

ENET_TXD<6>

9 131 132

131 9 ENET_TXD_R<7>

I66 MAKE_BASE=TRUE

ENET_TXD<7>

9 131 132

131 9 ENET_TX_EN_R

I67 MAKE_BASE=TRUE

ENET_TX_EN

9 131 132

131 9 ENET_TX_ER_R

I68 MAKE_BASE=TRUE

ENET_TX_ER

9 131 132

131 ENET_CLK125M_GTX_R

I69 MAKE_BASE=TRUE

ENET_CLK125M_GTX

131 132

131 ENET_MDIO_R

I70 MAKE_BASE=TRUE

ENET_MDIO

131 132

132 131 9 ENET_CLK125M_GBE_REF_R

I84 MAKE_BASE=TRUE

ENET_CLK125M_GBE_REF

131

132 131 9 ENET_CLK25M_TX_R

I70 MAKE_BASE=TRUE

ENET_CLK25M_TX

131

132 131 9 ENET_CLK125M_RX_R

I71 MAKE_BASE=TRUE

ENET_CLK125M_RX

131

132 131 9 ENET_RXD_R<0>

I72 MAKE_BASE=TRUE

ENET_RXD<0>

9 131

132 131 9 ENET_RXD_R<1>

I73 MAKE_BASE=TRUE

ENET_RXD<1>

9 131

132 131 9 ENET_RXD_R<2>

I74 MAKE_BASE=TRUE

ENET_RXD<2>

9 131

132 131 9 ENET_RXD_R<3>

I75 MAKE_BASE=TRUE

ENET_RXD<3>

9 131

132 131 9 ENET_RXD_R<4>

I76 MAKE_BASE=TRUE

ENET_RXD<4>

9 131

132 131 9 ENET_RXD_R<5>

I77 MAKE_BASE=TRUE

ENET_RXD<5>

9 131

132 131 9 ENET_RXD_R<6>

I78 MAKE_BASE=TRUE

ENET_RXD<6>

9 131

132 131 9 ENET_RXD_R<7>

I79 MAKE_BASE=TRUE

ENET_RXD<7>

9 131

132 131 9 ENET_RX_DV_R

I80 MAKE_BASE=TRUE

ENET_RX_DV

131

132 131 9 ENET_RX_ER_R

I81 MAKE_BASE=TRUE

ENET_RX_ER

131

132 131 9 ENET_COL_R

I82 MAKE_BASE=TRUE

ENET_COL

131

132 131 9 ENET_CRS_R

I83 MAKE_BASE=TRUE

ENET_CRS

131

ENET SERIES TERM

SYNC_MASTER=FINO-DC

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D

DRAWING NUMBER 051-6790

REV. 19

SCALE NONE

SHT 130

154

ELECTRICAL_CONSTRAINT_SET		NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
		0.38mm SPACING	ENET_CLK25M_TX	130 131
100		0.38mm SPACING	ENET_CLK125M_RX	130 131
100		0.38mm SPACING	ENET_CLK125M_GBE_REF	130 131
100		0.38mm SPACING	ENET_CLK125M_GTX	130 132
100		0.38mm SPACING	ENET_CLK125M_GTX_R	130 131
100		ENET_FW_2X	ENET_RXD_R<7..0>	0 130 132
100		ENET_FW_3X	ENET_RX_DV_R	130 132
100		ENET_FW_3X	ENET_RX_ER_R	130 132
100		ENET_FW_2X	ENET_RXD<7..0>	0 130 131
100		ENET_FW_3X	ENET_RX_DV	130 131
100		ENET_FW_3X	ENET_RX_ER	130 131
100		ENET_FW_2X	ENET_TXD_R<7..0>	0 130 131
100		ENET_FW_3X	ENET_TX_EN_R	0 130 131
100		ENET_FW_3X	ENET_TX_ER_R	0 130 131
100		ENET_FW_2X	ENET_TXD<7..0>	0 130 132
100		ENET_FW_3X	ENET_TX_EN	0 130 132
100		ENET_FW_3X	ENET_TX_ER	0 130 132
100		ENET_FW_3X	ENET_CRS_R	130 132
100		ENET_FW_3X	ENET_COL_R	130 132
100		ENET_FW_3X	ENET_CRS	130 131
100		ENET_FW_3X	ENET_COL	130 131
100		ENET_FW_3X	ENET_MDC	131 132
100		ENET_FW_3X	ENET_MDIO	130 131 132
100		ENET_FW_3X	ENET_MDIO_R	130 131
100		ENET_FW_3X	R8405_1	131
100		ENET_FW_3X	R8405_2	131
100		ENET_FW_3X	R8407_2	131

Page Notes

Power aliases required by this page:


(NONE)

Signal aliases required by this page:

(NONE)

BOM options provided by this page:


(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, 0 - OHM, 402, 5%	RD103		ENET_MDIO_DELAY_0
116S0004	3	RES, 0 - OHM, 402, 5%	RD104, RD105, RD106		ENET_MDIO_DELAY_2NS
116S0004	3	RES, 0 - OHM, 402, 5%	RD104, RD108, RD106		ENET_MDIO_DELAY_4NS
116S0030	1	RES, 33 - OHM, 402, 5%	RD107		ENET_MDIO_DELAY_4NS

Shasta Ethernet	
SYNC_MASTER=Q63	SYNC_DATE=08/01/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6790		19
	SCALE	SHT OF		
	NONE	131 154		



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
ENET14	0.38mm SPACING	ENET_CLK125M_GBE_REF_R 130 132
ENET15	0.38mm SPACING	ENET_CLK125M_RX_R 130 132
ENET16	0.38mm SPACING	ENET_CLK25M_TX_R 130 132
ENET17	ENET	ENET_MDI0 132 136
ENET18	ENET	ENET_MDI1 132 136
ENET19	ENET	ENET_MDI2 132 136
ENET20	ENET	ENET_MDI3 132 136
ENET21	ENET	ENET_MDI0 132 136
ENET22	ENET	ENET_MDI1 132 136
ENET23	ENET	ENET_MDI2 132 136
ENET24	ENET	ENET_MDI3 132 136
ENET25	0.38mm SPACING	VESTA_CLK25M_XTALI 132
ENET26	0.38mm SPACING	VESTA_CLK25M_XTALO 132
ENET27	0.38mm SPACING	VESTA_CLK25M_XTALO_R 132

Page Notes

Power aliases required by this page:
- =PP3V3_ENET
- =PP2V5_ENETFW
- =PP1V2_ENETFW

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Net Spacing Type: ENET


Line To Line: 0.38mm
Length Tolerance: 1.27mm
Primary Max Sep: 0.13mm
Secondary Max Sep: 2.54mm
Secondary Length: 12.70mm

NOTE: Target differential impedance for ENET data pairs is 100 ohms.

Vesta Config Straps:			
PHYA<4..0> - PHY Address Select (Internal Pull-downs)	MANMS - Manual Master/Slave Configuration Select Sets manual master/slave configuration enable bit (Internal Pull-down)		
EN_10B - TBI Interface Select 1 - TBI/RTBI Mode 0 - GMII/RGMII Mode (Internal Pull-down)	HUB - Repeater Select Sets Hub/DTE bit and master/slave configuration value bit (Internal Pull-down)		
RGMIIEN - RGMII Enable 1 - RGMII/RTBI Mode 0 - GMII/TBI Mode (Internal Pull-down)	ER - Edge Rate Select 1 - Rise time approx. 5 ns 0 - Rise time approx. 4 ns (Internal Pull-down)		
FDX - Full-Duplex Select Sets manual duplex mode bit (Internal Pull-up)	AN_EN - Auto-Negotiation Select 1 - Auto-negotiation enabled 0 - Auto-negotiation disabled (Internal Pull-up)		
F1000 - Speed Select See table below (Internal Pull-up)	TXC_RXC_DELAY 1 - If RGMII Mode enabled, RXC clock and GTCLK are delayed by 1.9 ns 0 - No clock delay (Internal Pull-down)		
SPD0 - Speed Select See table below (Internal Pull-down)			
AN_EN F1000 SPD0 Description			
0 0 0	Force 10BASE-T		
0 0 1	Force 100BASE-TX		
0 1 X	Force 1000BASE-T (test use only)		
1 0 0	Auto-negotiate advertise 10BASE-T		
1 0 1	Auto-negotiate advertise 10/100BASE-TX		
1 1 0	Auto-negotiate advertise 10/100/1000BASE-T		
1 1 1	Auto-negotiate advertise 1000BASE-T		

Vesta Ethernet PHY	
SYNC_MASTER=Q63	SYNC_DATE=08/01/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. 19
	SCALE NONE	SHT 132	OF 154



EXTRA CONSTRAINTS TO SUPPLEMENT THE THE MISSING NET PHYSICAL FROM EARLIER PAGE

NET_PHYSICAL_TYPE		
17250	ENET	ENET_MDI_P<0>
17250	ENET	ENET_MDI_N<0>
17250	ENET	ENET_MDI_P<1>
17250	ENET	ENET_MDI_N<1>
17250	ENET	ENET_MDI_P<2>
17250	ENET	ENET_MDI_N<2>
17250	ENET	ENET_MDI_P<3>
17250	ENET	ENET_MDI_N<3>

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0253	1	CON, RJ-45 7 DEGRESS	JD600	CRITICAL	17_INCH_LCD
514-0254	1	CON, RJ-45 7 DEGRESS	JD600	CRITICAL	20_INCH_LCD

PUT DEVELOPMENT LEDS ON TOP SIDE OF BOARD

D

D

C

C

B

B

A

A

ETHERNET CONNECTOR

SYNC_MASTER=FIN0-DC

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE
NONE


SIZE
D

DRAWING NUMBER
051-6790

SHT
136

REV.
19

OF
154



Page Notes

Power aliases required by this page:

- =PPFW_PHY
- =PP3V3_FW
- =PP3V3_ENETFW
- =PP2V5_ENETFW
- =PP1V2_ENETFW

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- VESTA_DS_ONLY_EN0
- If stuffed, adds external pull-up to counter internal pull-down in Vesta. See straps table for more information.
- VESTA_PWR_CLASS_0
- If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.

Net Spacing Type: FW

NOTE: Target differential impedance for FW data pairs is 110 ohms.

VESTA CONFIG STRAPS:	
FW_PWR_CLASS_MSB - FIREWIRE POWER CLASS	
1 - Sets Power Class to 0x4	
0 - Sets Power Class to 0x0 (Internal Pull-up)	
FW_DS_ONLY_P0 - PORT 0 DATA/STROBE	
1 - Port 0 Data/Strobe mode only	
0 - Port 0 Bilingual mode (Internal Pull-down)	

Vesta FireWire PHY

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-6790	19
SCALE	SHT	OF
NONE	139	154




NET_TYPE			DIFFERENTIAL_PAIR
SPACING	PHYSICAL		
1394A	FW	FW_TPA0_FL	FW_TPA0_FL
1394A	FW	FW_TPA0_N_FL	
1394A	FW	FW_TPB0_FL	FW_TPB0_FL
1394A	FW	FW_TPB0_N_FL	
1394A	FW	FW_TPA1_FL	FW_TPA1_FL
1394A	FW	FW_TPA1_N_FL	
1394A	FW	FW_TPB1_FL	FW_TPB1_FL
1394A	FW	FW_TPB1_N_FL	

FW_TPA0_FL	FW_TPA0_N_FL	FW_TPB0_FL	FW_TPB0_N_FL	FW_TPA1_FL	FW_TPA1_N_FL	FW_TPB1_FL	FW_TPB1_N_FL
------------	--------------	------------	--------------	------------	--------------	------------	--------------

Termination
Place close to FireWire PHY




3rd TPA/TPB pair unused




ESD Rail

CALCULATION = 220 OHMS, THERE'S ALREADY A 215 IN THE DESIGN, SO I'M USING 215 INSTEAD




[LATE VG NOTES]
CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V
IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A .5V DROP

"Snapback" & "Late VG" Protection



"Snapback" & "Late VG" Protection



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0248	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	17_INCH_LCD
514-0248	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	17_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	20_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	20_INCH_LCD

FIREWIRE CONNECTORS

SYNC_MASTER=FINO-DC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 051-6790		REV. 19
	SCALE NONE	SHT 140	OF 154

Page Notes

Power aliases required by this page:

- _PP5V_PWRON_USB
- _PP5V_PWRON_UDASH
- _PP3V3_PWRON_UDASH
- _PP3V3_PWRON_BT

Signal aliases required by this page:
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.


BOM options provided by this page:
(NONE)

NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.

neoBorg Implementation

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.

142 USB2_PWREN<0>	==	TP_USB2_PWREN<0>	6
142 USB2_PWREN<1>	==	TP_USB2_PWREN<1>	6
142 USB2_PWREN<2>	==	TP_USB2_PWREN<2>	6
142 USB2_PWREN<3>	==	TP_USB2_PWREN<3>	6
142 USB2_PWREN<4>	==	TP_USB2_PWREN<4>	6





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0247	3	USB RECEPTACLE, 4P, UB1123-M23-4F	JE310, JE320, JE330	CRITICAL	17_INCH_LCD
514-0250	3	USB RECEPTACLE, 4P, UB1123-M33-4F	JE310, JE320, JE330	CRITICAL	20_INCH_LCD

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE
PROVIDED BY	USB2	USB2_PORT1_F	USB2_PORT1_P_F
USB CONTROLLER	USB2	USB2_PORT1_F	USB2_PORT1_N_F
	USB2	USB2_PORT2_F	USB2_PORT2_P_F
	USB2	USB2_PORT2_F	USB2_PORT2_N_F
	USB2	USB2_PORT3_P_F	USB2_PORT3_P_F
	USB2	USB2_PORT3_F	USB2_PORT3_N_F
	USB2	USB2_HUB_F	USB2_HUB_P_L<2>
	USB2	USB2_HUB_F	USB2_HUB_N_L<2>
	USB2	USB2_BNDT_F	USB2_P_L<3>
	USB2	USB2_BNDT_F	USB2_N_L<3>
	USB2	USB2_0_IC	USB_NEC_P<0>
	USB2	USB2_0_IC	USB_NEC_N<0>
	USB2	USB2_1_IC	USB_NEC_P<1>
	USB2	USB2_1_IC	USB_NEC_N<1>
	USB2	USB2_2_IC	USB_NEC_P<2>
	USB2	USB2_2_IC	USB_NEC_N<2>
	USB2	USB2_3_IC	USB_NEC_P<3>
	USB2	USB2_3_IC	USB_NEC_N<3>
	USB2	USB2_4_IC	USB_NEC_P<4>
	USB2	USB2_4_IC	USB_NEC_N<4>

DUE TO THESE NETS ARE ON A Q63 SHARED PAGE 124, THESE PROPERTIES FOR M23/M33 WERE PLACED ON THIS PAGE.

External USB Ports



USB Device Interfaces

SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	19
SCALE	SHT	OF
NONE	143	154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0257	1	USX2006-NU-01 CUSTOM MASK	UE400	CRITICAL	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
144	IN	USB2	USB2_HUB_1
144	IN	USB2	USB2_HUB_1
144	IN	USB2	USB2_HUB_2
144	IN	USB2	USB2_HUB_2
144	IN	USB2	USB2_HUB_3
144	IN	USB2	USB2_HUB_3
144	IN	0.38MM SPACING	XTAL_IN_CARD_READER
144	IN	0.38MM SPACING	XTAL_OUT_CARD_READER
144	IN	0.38MM SPACING	XTAL_OUT_CARD_READER_R
144	IN	0.38MM SPACING	XTAL_IN_USB_HUB
144	IN	0.38MM SPACING	XTAL_OUT_USB_HUB
144	IN	0.38MM SPACING	XTAL_OUT_USB_HUB_R

NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
USB2	USB2_HUB_1	USB2_HUB_P<1>
USB2	USB2_HUB_1	USB2_HUB_N<1>
USB2	USB2_HUB_2	USB2_HUB_P<2>
USB2	USB2_HUB_2	USB2_HUB_N<2>
USB2	USB2_HUB_3	USB2_HUB_P<3>
USB2	USB2_HUB_3	USB2_HUB_N<3>
0.38MM SPACING	XTAL_IN_CARD_READER	XTAL_IN_CARD_READER
0.38MM SPACING	XTAL_OUT_CARD_READER	XTAL_OUT_CARD_READER
0.38MM SPACING	XTAL_OUT_CARD_READER_R	XTAL_OUT_CARD_READER_R
0.38MM SPACING	XTAL_IN_USB_HUB	XTAL_IN_USB_HUB
0.38MM SPACING	XTAL_OUT_USB_HUB	XTAL_OUT_USB_HUB
0.38MM SPACING	XTAL_OUT_USB_HUB_R	XTAL_OUT_USB_HUB_R

Flash Media Ctrl

SYNC_MASTER=FINO-PC

SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
51250010	1	CONN, MEDIA CARD M23	JE500	CRITICAL	17_INCH_LCD
51250012	1	CONN, MEDIA CARD M33	JE500	CRITICAL	20_INCH_LCD

WRITE PROTECT AND CARD DETECT SWITCHES			
CARD STATUS	WRITE PROTECT	WRITE ENABLE	CARD DETECT
NOT INSERTED	OPEN	OPEN	CLOSE
FULLY INSERTED	OPEN	CLOSE	OPEN

Flash Connector

SYNC_MASTER=FINO-PCSYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	19
SCALE	SHT	
NONE	145	154

D

C

B


A

D

C

B

A



AUDIO: CODEC

SYNC_MASTER=FINO-SO SYNC_DATE=08/01/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	19
SCALE	SHT	OF
NONE	147	154



AUDIO: LINE INPUT AMP

SYNC_MASTER=FINO-SO SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	19
SCALE	SHT	OF
NONE	148	154



SPEAKER AMP
APPLE P/N 353S0680

GAIN SETTINGS: +19DB
MODULATION SETTING: LOW EMI

GAIN AND SWITCHING FREQUENCY STUFF OPTIONS

AUDIO: SPEAKER AMP

SYNC_MASTER=FINO-SO

SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	19
SCALE	NONE	SHT	OF
		152	154



SPEAKER CABLE CONNECTOR
APPLE P/N 518S0249



CRITICAL	PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
CRITICAL	514-0246	1	LINE IN CONNECTOR, 5.5 DEG	JF300	17_INCH_LCD
CRITICAL	514-0260	1	COMBO OUT CONN, 4.5 DEG	JF303	17_INCH_LCD
CRITICAL	514-0249	1	LINE IN CONNECTOR, 5.5 DEG	JF300	20_INCH_LCD
CRITICAL	514-0261	1	COMBO OUT CONN, 4.5 DEG	JF303	20_INCH_LCD

LINE OUT PLUG DETECTS

AUDIO_LO_DET_L = LOW: PLUG INSERTED
AUDIO_LO_DET_L = HIGH: PLUG NOT INSERTED
AUDIO_LO_OPTICAL_PLUG_L = LOW: OPTICAL DIGITAL AUDIO PLUG INSERTED
AUDIO_LO_OPTICAL_PLUG_L = HIGH: ANALOG AUDIO PLUG INSERTED

AUDIO: CONNECTORS

SYNC_MASTER=FINO-SO SYNC_DATE=08/01/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	19
SCALE	SHT	
NONE	153	154



4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP
APPLE P/N 353S0733

MICROPHONE IMPEDANCE MATCHING CIRCUIT

AUDIO GROUND RETURNS

UNUSED GPIO TERMINATIONS

AUDIO: POWER SUPPLIES

SYNC_MASTER=FINO-SO SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	19
SCALE	NONE	SHT	OF
		154	154