


8		7		6		5		4		3		2		1				
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%. 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS. 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.												REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE	
												F		410623	PRODUCTION RELEASED	11/16/05	?	
												IMG5 17" REV F 11/15/05						
D	PDF	CSA	CONTENTS	SYNC	MASTER	DATE	PDF	CSA	CONTENTS	SYNC	MASTER	DATE	PDF	CSA	CONTENTS	SYNC	MASTER	DATE
	2	2	System Block Diagram	FINO-DD		06/20/2005	38	54	CPU AVDD VREG	FINO-HS		06/20/2005	74	132	Vesta Ethernet PHY	Q63		08/01/2005
	3	4	Power Block Diagram	FINO-PC		06/20/2005	39	55	T,V,I SENSORS	FINO-HS		06/20/2005	75	136	ETHERNET CONNECTOR	FINO-DC		06/20/2005
	4	5	Table Items	FINO-M23		08/26/2005	40	56	CPU ALIASES & MISC	FINO-HS		06/20/2005	76	138	Shasta FireWire	Q63		08/01/2005
	5	6	FUNC TEST 1 OF 2	FINO-ME		06/20/2005	41	58	KODIAC NBMEM PWR & CAPS	Q63		08/01/2005	77	139	Vesta FireWire PHY	Q63		08/01/2005
	6	7	Power Conn / Alias	M23-PC		06/20/2005	42	59	Kodiak Memory Dq/Ctl	FINO-DS		06/20/2005	78	140	FIREWIRE CONNECTORS	FINO-DC		06/20/2005
C	7	8	Signal Alias	FINO-DD		06/20/2005	43	61	Parallel Term	FINO-DS		06/20/2005	79	142	USB Host Interfaces	FINO-PC		07/05/2005
	8	9	FUNC TEST 2 OF 2	FINO-ME		06/20/2005	44	62	Main Memory Clock Buffer	FINO-DS		06/20/2005	80	143	USB Device Interfaces	FINO-PC		06/20/2005
	9	11	1.8V Vreg	M23-PC		06/20/2005	45	63	MEMORY ADDR BRANCHING	FINO-DS		06/20/2005	81	144	Flash Media Ctrl	FINO-PC		06/20/2005
	10	12	1.5V Vreg	FINO-PC		06/20/2005	46	67	Memory Dimm A	FINO-DS		06/20/2005	82	145	Flash Connector	FINO-PC		06/20/2005
	11	13	1.2V Vreg	FINO-PC		06/20/2005	47	68	MLB Mem Series Term	FINO-DS		06/20/2005	83	147	AUDIO: CODEC	FINO-S0		10/07/2005
	12	15	2.5V Vreg	FINO-PC		06/20/2005	48	69	On-Board DDR SDRAM	FINO-DS		06/20/2005	84	148	AUDIO: LINE INPUT AMP	FINO-S0		10/07/2005
	13	16	5V & 3.3V Fets	FINO-PC		06/20/2005	49	70	On-Board DDR SDRAM	FINO-DS		06/20/2005	85	150	AUDIO: LINE OUT AMP	FINO-S0		10/07/2005
	14	17	Vesta Core / Misc	FINO-DC		06/20/2005	50	82	KODIAK PCI-E X16	Q63		08/01/2005	86	152	AUDIO: SPEAKER AMP	FINO-S0		10/07/2005
	15	19	KODIAK CORE & BYPASS	Q63		08/01/2005	51	84	GPU PCIe	M23-DD		06/20/2005	87	153	AUDIO: CONNECTORS	FINO-S0		10/07/2005
	16	20	KODIAK & SHASTA MISC	FINO-ME		06/20/2005	52	85	Graphics Vregs	M23-DD		06/20/2005	88	154	AUDIO: POWER SUPPLIES	FINO-S0		10/07/2005
B	17	23	Shasta Core Power	Q63		08/01/2005	53	86	GPU Core Power	FINO-DD		06/20/2005						
	18	24	Shasta Serial / Misc	FINO-ME		06/20/2005	54	87	GPU Frame Buffer	FINO-DD		06/20/2005						
	19	25	PULSAR2 POWER	Q63		08/01/2005	55	88	FB Series Termination	FINO-DD		06/20/2005						
	20	26	PULSAR2 CLOCKS	FINO-ME		06/20/2005	56	89	GPU GDDR SDRAM A	FINO-DD		06/20/2005						
	21	27	Pulsar Aliases	FINO-ME		06/20/2005	57	90	GPU GDDR SDRAM B	FINO-DD		06/20/2005						
	22	28	System Management Unit	Q63		08/01/2005	58	92	GPU Straps	FINO-DD		06/20/2005						
	23	29	SMU SUPPLEMENTAL (2)	FINO-HS		06/20/2005	59	93	GPU DVI & DACs	FINO-DD		06/20/2005						
	24	30	SMU SUPPLEMENTAL (3)	FINO-HS		06/20/2005	60	96	TMDS/Inverter/ExtVGA	M23-DD		06/20/2005						
	25	31	SMU SUPPLEMENTAL (4)	FINO-HS		06/20/2005	61	97	KODIAK PCI-E CONST	FINO-DD		06/20/2005						
	26	32	Fan 0, 1 & System Temp	FINO-HS		06/20/2005	62	98	KODIAK HT16	Q63		08/01/2005						
A	27	33	Fan 2 & HD Temp	FINO-HS		06/20/2005	63	101	HT ALIASES	FINO-ME		06/20/2005						
	28	39	I2C Connections	FINO-ME		06/20/2005	64	103	Shasta HyperTransport	Q63		08/01/2005						
	29	41	KODIAK EI PWR & CAPS	Q63		08/01/2005	65	119	Shasta PCI Interface	Q63		08/01/2005						
	30	42	KODIAK EI A	Q63		08/01/2005	66	120	PCI SERIES TERMINATION	FINO-MW		06/20/2005						
	31	43	CPU EI AND IO	FINO-HS		06/20/2005	67	121	AIRPORT & BLUETOOTH	FINO-MW		06/20/2005						
	32	44	KODIAK EI B	Q63		08/01/2005	68	122	USB 2.0 PCI Interface	Q63		08/01/2005						
	33	47	CPU STRAPS	FINO-HS		06/20/2005	69	125	BootROM	Q63		08/01/2005						
	34	48	CPU POWER AND BYPASS	FINO-HS		06/20/2005	70	127	Shasta Disk	M23-DC		06/20/2005						
	35	49	PROC DECOUPLING	FINO-HS		06/20/2005	71	129	Disk Connectors	M23-DC		06/20/2005						
	36	50	CPU VCORE VREG	M23-HS		06/20/2005	72	130	ENET SERIES TERM	FINO-DC		06/20/2005						
8		7		6		5		4		3		2		1				

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX ±	_____	DRAFTER	/	DESIGN CK	/
X.XX ±	_____	ENG APPD	/	MFG APPD	/
X.XXX ±	_____	QA APPD	/	DESIGNER	/
ANGLES ±	_____	RELEASE	/	SCALE	NONE
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D
THIRD ANGLE PROJECTION				DRAWING NUMBER	051-6790
				REV.	F
				SHT	1 OF 154



System Block Diagram

SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	F
SCALE	SHT	2	OF 154
NONE			



Power Block Diagram

SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	F
SCALE		SHT	OF
NONE		4	154



D

C

B






A

D

C

B

A



Signal Alias

SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6790 REV. F

SCALE NONE SHT 8 OF 154

8		7		6		5		4		3		2		1	
D	THE FOLLOWING NETS ARE USED ONLY WHEN THE DEVELOPMENT BOM OPTION IS ENABLED														D
	THE FOLLOWING NETS DO NOT HAVE TEST POINT BECAUSE OF ROUTING DENSITY AND SIGNAL INTEGRITY. TEST COVERAGE WILL BE BY FCT NOTE FOR SHARING: DO NOT INCLUDE THIS LIST UNTIL PCB LAYOUT ADDS TEST POINTS. THIS LIST IS A RESULT OF PCB LAYOUT HAVING DIFFICULTY PLACING TEST POINTS ON THESE NETS														
	JTAG TEST POINTS NEED TO BE ON THE BOTTOM OF THE BOARD ADDING FUNC_TEST=TRUE TO THESE NETS														
C															C
B															B
A															A
THE FOLLOWING PULSAR NETS WILL BE TESTED VIA TEST JET														A	
ADDING NO_TEST TO ALL PCIE NETS TO AVOID STUBS WILL GET COVERAGE IN FCT WITH A DIAG THAT CHECKS THAT THE BUS IS 16 LANES WIDE														A	
NOTICE OF PROPRIETARY PROPERTY														A	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING															
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE															
II NOT TO REPRODUCE OR COPY IT															
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART															

1.8V VOLTAGE REGULATOR



1.8V Vreg

SYNC_MASTER=M23-PC SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



PP1V2_ALL VOLTAGE REGULATOR




NOTE:
SET OUTPUT=1.22-1.23V
IRU3037ACS VREF=0.8VDC
VOUT=VREF*(R1003+R1005)/R1005=1.22-1.23VDC

POWER BUDGET CURRENT OF TOTAL RAILS
3.2A PEAK
2.6A CONTINUOUS


PP1V2_PWRON FET SWITCH

PEAK CURRENT 1.3A
1.0A CONTINUOUS



PP1V2_RUN FET SWITCH

PEAK CURRENT 1.3A IF KODIAK 1.2V CAN BE TURNED OFF IN SLEEP. 0.6A/M33 0.0A/M23 IF NOT



1.2V Vreg

SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-6790

F

SCALE

SHT

13 OF 154

D



D

B



B




SYNC_MASTER=FINO-PC	SYNC_DATE=06/20/2005	^
---------------------	----------------------	---


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





5V & 3.3V Fets

SYNC_MASTER=FINO-PC

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6790

REV.

F

SCALE


NONE

SHT


16

OF

154



To keep Vesta from being held in reset when system is off
NOTE: Reset GPIO is active HIGH



KODIAK CORE & BYPASS

SYNC_MASTER=Q63

SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

LAST MODIFIED=Wed Nov 16 09:40:49 2005


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.		SIZE	DRAWING NUMBER	REV.
		D	051-6790	F
SCALE	NONE	SHT	19	OF 154




SHASTA ALIASES

PCI_RESET_L IS AN 'AND' OF SB_PCI_RESET_L (SB)
AND SYS_IO_RESET_L (SMU)




SHASTA JTAG


THESE PINS HAVE INTERNAL PULLUPS OR PULLDOWNS
TP JTAG_SB_TCK
TP JTAG_SB_TDI
TP JTAG_SB_TDO
TP JTAG_SB_TMS





SHASTA GPIO TERMINATIONS
(SOME OF THESE ARE NOSTUFF
ON PAGE 24)



KODIAK ALIASES




KODIAK JTAG_TRST PULLED HIGH
TO ALLOW SMU DEBUG ACCESS



C2055 ADDED FOR KODIAK RAM DECOUPLING
PAGE 58 IS SHORT ONE CAP

POWER/TEST/MISC





NOTE:
PMR_CLK_STOP CAN BE USED TO STOP ALL CLOCKS IN KODIAK
USED FOR DEBUG
PLACE R2012 IN AN ACCESSIBLE LOCATION


KODIAK & SHASTA MISC

SYNC_MASTER=FINO-ME		SYNC_DATE=06/20/2005	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6790		F
SCALE		SHT	OF	
NONE		20	154	







LAST_MODIFIED=Wed Nov 16 09:40:53 2005


DRAWING


TITLE=U2500

ASSEMBLY=08000000

PULSAR2 POWER
SYNC_MASTER=Q63 SYNC_DATE=08/01/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	D	051-6790	
NONE		SHT OF	
		25	154





N/C ALIASES

N/C RAINIER CLOCKS

6 NC_CLK_RAI_REFCLK_66M == CLK_RAI_REFCLK_66M 26
MAKE_BASE=TRUE

6 NC_CLK_RAI_GIGE_25MHZ == CLK_RAI_GIGE_25MHZ 26
MAKE_BASE=TRUE

6 NC_CLK_RAI_200M_P<0> == CLK_RAI_200M_P<0> 26
MAKE_BASE=TRUE

6 NC_CLK_RAI_200M_N<0> == CLK_RAI_200M_N<0> 26
MAKE_BASE=TRUE

6 NC_CLK_RAI_PCIEA_P<0> == CLK_RAI_PCIEA_P<0> 26
MAKE_BASE=TRUE

6 NC_CLK_RAI_PCIEA_N<0> == CLK_RAI_PCIEA_N<0> 26
MAKE_BASE=TRUE

6 NC_CLK_RAI_PCIEB_P<0> == CLK_RAI_PCIEB_P<0> 26
MAKE_BASE=TRUE

6 NC_CLK_RAI_PCIEB_N<0> == CLK_RAI_PCIEB_N<0> 26
MAKE_BASE=TRUE

6 NC_CLK_RAI_PCIEC_P<0> == CLK_RAI_PCIEC_P<0> 26
MAKE_BASE=TRUE

6 NC_CLK_RAI_PCIEC_N<0> == CLK_RAI_PCIEC_N<0> 26
MAKE_BASE=TRUE

N/C CPUB CLOCKS

6 NC_ET_CPU_B_SYSCLK_P == EI_CPU_B_SYSCLK_P 26
MAKE_BASE=TRUE

6 NC_ET_CPU_B_SYSCLK_N == EI_CPU_B_SYSCLK_N 26
MAKE_BASE=TRUE

6 NC_CPU_B_APSYNC == CPU_B_APSYNC 26
MAKE_BASE=TRUE

N/C QUASAR CLOCKS

6 NC_RAM_ARB0_REF25MHZ == RAM_ARB0_REF25MHZ 26
MAKE_BASE=TRUE

6 NC_RAM_ARB1_REF25MHZ == RAM_ARB1_REF25MHZ 26
MAKE_BASE=TRUE

CLOCK CONSTRAINTS

	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	ELECTRICAL_CONSTRAINT_SET	
26 20 NB_PMR_CLK_P	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	169
26 20 NB_PMR_CLK_N	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	169
119 26 PCI_CLK66M_SB_INT		PCI_CLK_SB	P3MM_SPACING	PCT_CLK_SB	169
119 26 PCI_CLK33M_SB_EXT_RR		PCI_CLK_SB	PCI_CLK_SB	PCT_CLK_SB_CAP	169

NOTE:
ALL OTHER CLOCK CONTRAINTS ON THEIR
RESPECTIVE BUS PAGES

26 PCT_CLK33M_USB2 == =PCI_CLK33M_USB2 122
MAKE_BASE=TRUE

Pulsar Aliases

SYNC_MASTER=FINO-ME SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	F
SCALE	SHT	OF
NONE	27	154



Page Notes

Power aliases required by this page:

- =PP3V3_ALL_SMU
- =PP3V3_ALL_RTC
- =PP3V3_PWRON_SMU
- =PPVREF_SMU (SMU AVCC OR 2.5V REFERENCE)

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

NOTE: CPU current/voltage monitoring (CPU_SENSE_I/CPU_SENSE_V) requires 100K/10uF RC filter at SMU pins. Caps should connect to GND_SMU_AVSS. SMU_VREF should be same signal or reference used by monitoring circuit, but be aware that this will affect other analog inputs such as AC adapter ID.

NOTE: All analog inputs to SMU should have a 100pF capacitor to the SMU AVSS signal (GND_SMU_AVSS). None of those capacitors are provided on this page.

NOTE: Some primary and alternate functions require pull-ups that are not provided on this page. Please review the latest SMU specification to ensure missing pull-ups are provided on another page.

NOTE: Pinout matches SMU pinout v1.51.

System Management Unit

Alternate Functions

Tower & Server

Port		Port	
31 28 CPU VID<0>	6.0	SAT MRESET L	
31 28 CPU VID<1>	6.1	CPU A INSERTED L	
31 28 CPU VID<2>	6.2	CPU B INSERTED L	
31 28 I2C SMU CPU SDA IN	7.2	SMU FAN PWM8	
31 28 I2C SMU CPU SCL IN	7.4	SMU FAN PWM9	
31 28 I2C SMU A SDA IN	9.0	I2C SMU A SDA	31 39
31 28 I2C SMU A SDA OUT L	9.1	I2C SMU A SCL	31 39
31 28 CPU VID<3>	6.3	SMU FAN RPM6	
31 28 CPU VID<4>	6.4	SMU FAN RPM7	
31 28 I2C SMU A SCL IN	3.2	NB TDI	
31 28 I2C SMU A SCL OUT L	3.3	NB TCK	
31 28 I2C SMU CPU SDA OUT L	8.5	NB TMS	
31 28 I2C SMU CPU SCL OUT L	10.7	NB TDO SMU	

System Management Unit

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6790 REV. F

SCALE NONE SHT 28 OF 154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
378S0157	1	WHITE LED, B2S BIN	LED2901	CRITICAL	17_INCH_LCD
378S0158	1	WHITE LED, B2T BIN	LED2901	CRITICAL	20_INCH_LCD

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0081	1	RES, 39.2 OHM, 1%, 402, LF	R2903	20_INCH_LCD

SMU SUPPLEMENTAL (2)

SYNC_MASTER=FINO-HS

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE
NONE

SIZE
D


DRAWING NUMBER
051-6790


SHT
29

REV.
F

OF
154

R2930, R2931, J2904 SHOULD BE MOVED BACK TO THE DEVELOPMENT BOM POST-RAMP





Fan 0, 1 & System Temp

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	F
SCALE	NONE	SHT	32 OF 154



Fan 2 & HD Temp

SYNC_MASTER=FINO-HS

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	F
SCALE		SHT	33 OF 154
NONE			

SMU AND NB I2C A BUS

SB I2C BUS

SMU I2C B BUS

SMU I2C E BUS

NB I2C C BUS

NB I2C B BUS

I2C Connections

SYNC_MASTER=FIN0-ME SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6790	F
SCALE	SHT	39 OF 154
NONE		







QREQ_L AND SUSPENDREQ_L AND HACK
SAME AS Q45



CPU EI AND IO

SYNC_MASTER=FINO-HS

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051-6790

REV. F

SCALE NONE

SHT 43


OF 154



KODIAK DEFINES ADO AS AN INPUT AND ADI AS AN OUTPUT. NETS NAMED APPROPRIATELY.

WE MAY NEED A DIFFERENT ELECTRICAL_CONSTRAINT_SET FOR CPU_A AND CPU_B.

EI_BUS SYS_CLK CONSTRAINTS MOVED TO PAGE 56 TO SUPPORT M23/M33



KODIAK EI B

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6790		F
SCALE		NONE	SHT OF	
		44	154	











CPU VCORE MORE BYPASS

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6790

REV.

F


SCALE


NONE


SHT


52 OF


154















Main Memory Clock Buffer

SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. F
	SCALE NONE	SHT 62 OF 154	



MEMORY ADDR BRANCHING
SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. F
	SCALE NONE	SHT 63 OF 154	



Memory Dimm A

SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	F
SCALE		SHT	OF
NONE		67	154





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333T0032	4	IC, SDRAM, DDR2, 512MBIT, X8	U6900, U6910, U6920, U6930	CRITICAL	
333T0032	4	IC, SDRAM, DDR2, 512MBIT, X8	U7040, U7050, U7060, U7070	CRITICAL	

On-Board DDR SDRAM

SYNC_MASTER=FIN0-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6790

REV.

F

SCALE


NONE

SHT

69

OF

154



On-Board DDR SDRAM

SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6790	F
SCALE	SHT	OF
NONE	70	154



KODIAK PCI-E X16

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY
LAST MODIFIED=Wed Nov 16 09:41:31 2005
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
338S0239	1	IC,RV370 XT, GRAPHICS CTLR	U8400	RV370XT
338S0265	1	IC,RV380 XT A23, GRAPHICS CTLR	U8400	RV380XT

CRITICAL
CRITICAL

REMOVED COMPLIANCE TEST POINTS
FINO WILL PLACE COUPLING CAPACITORS ON RECEIVING SIDE
(THIS IS ALLOWED FOR CHIP TO CHIP PCIE)
CAP PAD CAN BE USED FOR COMPLIANCE TEST

GROUND VIAS FOR LAYER TRANSITIONS

SYS_POWERUP_L SHOULD CONTROL THE FET ON PP1V2_RUN

PLACE R8470 CLOSE TO U9670

PCI-E SLOTA 100MHZ
REFCLK TERMINATION
(LOCATE CLOSE TO GPU)

GPU PCIe

SYNC_MASTER=M23-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6790 REV. F

SCALE NONE SHT 84 OF 154



GPU Vcore VREG

NOTE:
SET OUTPUT = 1.25V +/- 2% FOR RV370 XT
1.30V +/- 2% FOR RV380 XT
IRU3037ACS VREF = 0.8 VDC
VOUT=VREF*(R8503+R8505)/R8505
M23=1.272V
M33=1.332V
PEAK CURRENT OF PPVCORE_GPU
7.2A WITH RV370 XT
8.3A WITH RV380 XT

GPU 1.7V VDDC_CT

GPU 1.20V PCIE PVDD


GPU 1.80V TPVDD

GPU 1.8V VREG

GPU 2.5V A2VDD

Graphics Vregs		
SYNC_MASTER=M23-DD		SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE D	DRAWING NUMBER 051-6790	REV. F
	SCALE NONE	SHT 85
		OF 154

POWER SEQUENCING FOR RV370/80: =PP3V3_GPU > =PPV_GPU_MEM > VDDC_CT > PPVCORE_GPU
PP2V5_GPU_A2VDD > PP1V8_GPU > PCIE_PVDD
THE ENTIRE SEQUENCE SHOULD TAKE LESS THAN 40 MS (T1+T3 IN DATABOOK)
HOWEVER IDEALLY ALL POWER RAILS SHOULD RAMP TOGETHER
POWER DOWN SEQUENCE SHOULD BE IN REVERSE ORDER



GPU Core Power

SYNC_MASTER=FINO-DD

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6790		F
SCALE		SHT	OF	
NONE		86	154	







PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM B

SYNC_MASTER=FINO-DD

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D

DRAWING NUMBER 051-6790

REV. F




SCALE NONE

SHT 90






OF 154

ATI STRAPS

APPLE GPIOS



MEMORY STRAPS



GPU Straps

SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	F
SCALE	SHT	OF
NONE	92	154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0176	1	OSC, XTAL, 27 MHZ, 30PPM	G9370	CRITICAL	

GPU DVI & DACs

SYNC_MASTER=F10-DD

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY



















THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6790		F
SCALE		SHT	OF	
NONE		93	154	




8		7		6		5		4		3		2		1																																																																																																																																																																																																																																																																																																																																																																																																																																											
KODIAK PCI-E PHYSICAL CONSTRAINT TABLE																																																																																																																																																																																																																																																																																																																																																																																																																																																									
<table><tr><th colspan="2">SIG_NAME</th><th>ELECTRICAL_CONSTRAINT_SET</th><th>DIFFERENTIAL_PAIR</th><th>NET_PHYSICAL_TYPE</th><th>NET_SPACING_TYPE</th></tr><tr><td colspan="2">100M N<0></td><td></td><td>CLK_100M</td><td>PCIE_CLK</td><td>PCIE_CLK</td></tr><tr><td colspan="2">100M P<0></td><td></td><td>CLK_100M</td><td>PCIE_CLK</td><td>PCIE_CLK</td></tr><tr><td colspan="2">CLK KOD_100M N<0></td><td></td><td>CLK_KODPCIE_100M</td><td>PCIE_CLK</td><td>PCIE_CLK</td></tr><tr><td colspan="2">CLK KOD_100M P<0></td><td></td><td>CLK_KODPCIE_100M</td><td>PCIE_CLK</td><td>PCIE_CLK</td></tr><tr><td colspan="2">CLK KOD_100M NF<0></td><td></td><td>CLK_KODPCIE_100MF</td><td>PCIE_CLK</td><td>PCIE_CLK</td></tr><tr><td colspan="2">CLK KOD_100M PF<0></td><td></td><td>CLK_KODPCIE_100MF</td><td>PCIE_CLK</td><td>PCIE_CLK</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_NF<0></td><td>PCIE_NB2SA0</td><td>PCIE_NB_TO_SLOTA_0_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_PF<0></td><td>PCIE_NB2SA0</td><td>PCIE_NB_TO_SLOTA_0_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_NF<1></td><td>PCIE_NB2SA1</td><td>PCIE_NB_TO_SLOTA_1_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_PF<1></td><td>PCIE_NB2SA1</td><td>PCIE_NB_TO_SLOTA_1_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_NF<2></td><td>PCIE_NB2SA2</td><td>PCIE_NB_TO_SLOTA_2_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_PF<2></td><td>PCIE_NB2SA2</td><td>PCIE_NB_TO_SLOTA_2_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_NF<3></td><td>PCIE_NB2SA3</td><td>PCIE_NB_TO_SLOTA_3_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_PF<3></td><td>PCIE_NB2SA3</td><td>PCIE_NB_TO_SLOTA_3_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_NF<4></td><td>PCIE_NB2SA4</td><td>PCIE_NB_TO_SLOTA_4_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_PF<4></td><td>PCIE_NB2SA4</td><td>PCIE_NB_TO_SLOTA_4_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_NF<5></td><td>PCIE_NB2SA5</td><td>PCIE_NB_TO_SLOTA_5_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_PF<5></td><td>PCIE_NB2SA5</td><td>PCIE_NB_TO_SLOTA_5_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_NF<6></td><td>PCIE_NB2SA6</td><td>PCIE_NB_TO_SLOTA_6_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_PF<6></td><td>PCIE_NB2SA6</td><td>PCIE_NB_TO_SLOTA_6_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_NF<7></td><td>PCIE_NB2SA7</td><td>PCIE_NB_TO_SLOTA_7_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_PF<7></td><td>PCIE_NB2SA7</td><td>PCIE_NB_TO_SLOTA_7_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_NF<8></td><td>PCIE_NB2SA8</td><td>PCIE_NB_TO_SLOTA_8_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_PF<8></td><td>PCIE_NB2SA8</td><td>PCIE_NB_TO_SLOTA_8_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_NF<9></td><td>PCIE_NB2SA9</td><td>PCIE_NB_TO_SLOTA_9_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_PF<9></td><td>PCIE_NB2SA9</td><td>PCIE_NB_TO_SLOTA_9_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_NF<10></td><td>PCIE_NB2SA10</td><td>PCIE_NB_TO_SLOTA_10_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_PF<10></td><td>PCIE_NB2SA10</td><td>PCIE_NB_TO_SLOTA_10_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_NF<11></td><td>PCIE_NB2SA11</td><td>PCIE_NB_TO_SLOTA_11_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_PF<11></td><td>PCIE_NB2SA11</td><td>PCIE_NB_TO_SLOTA_11_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_NF<12></td><td>PCIE_NB2SA12</td><td>PCIE_NB_TO_SLOTA_12_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_PF<12></td><td>PCIE_NB2SA12</td><td>PCIE_NB_TO_SLOTA_12_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_NF<13></td><td>PCIE_NB2SA13</td><td>PCIE_NB_TO_SLOTA_13_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_PF<13></td><td>PCIE_NB2SA13</td><td>PCIE_NB_TO_SLOTA_13_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_NF<14></td><td>PCIE_NB2SA14</td><td>PCIE_NB_TO_SLOTA_14_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_PF<14></td><td>PCIE_NB2SA14</td><td>PCIE_NB_TO_SLOTA_14_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_NF<15></td><td>PCIE_NB2SA15</td><td>PCIE_NB_TO_SLOTA_15_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_PF<15></td><td>PCIE_NB2SA15</td><td>PCIE_NB_TO_SLOTA_15_F</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_N<0></td><td></td><td>PCIE_NB_TO_SLOTA_0</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_P<0></td><td></td><td>PCIE_NB_TO_SLOTA_0</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_N<1></td><td></td><td>PCIE_NB_TO_SLOTA_1</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_P<1></td><td></td><td>PCIE_NB_TO_SLOTA_1</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_N<2></td><td></td><td>PCIE_NB_TO_SLOTA_2</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_P<2></td><td></td><td>PCIE_NB_TO_SLOTA_2</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_N<3></td><td></td><td>PCIE_NB_TO_SLOTA_3</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_P<3></td><td></td><td>PCIE_NB_TO_SLOTA_3</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_N<4></td><td></td><td>PCIE_NB_TO_SLOTA_4</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_P<4></td><td></td><td>PCIE_NB_TO_SLOTA_4</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_N<5></td><td></td><td>PCIE_NB_TO_SLOTA_5</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_P<5></td><td></td><td>PCIE_NB_TO_SLOTA_5</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_N<6></td><td></td><td>PCIE_NB_TO_SLOTA_6</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_P<6></td><td></td><td>PCIE_NB_TO_SLOTA_6</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_N<7></td><td></td><td>PCIE_NB_TO_SLOTA_7</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_P<7></td><td></td><td>PCIE_NB_TO_SLOTA_7</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_N<8></td><td></td><td>PCIE_NB_TO_SLOTA_8</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_P<8></td><td></td><td>PCIE_NB_TO_SLOTA_8</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_N<9></td><td></td><td>PCIE_NB_TO_SLOTA_9</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_P<9></td><td></td><td>PCIE_NB_TO_SLOTA_9</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_N<10></td><td></td><td>PCIE_NB_TO_SLOTA_10</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_P<10></td><td></td><td>PCIE_NB_TO_SLOTA_10</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_N<11></td><td></td><td>PCIE_NB_TO_SLOTA_11</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_P<11></td><td></td><td>PCIE_NB_TO_SLOTA_11</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_N<12></td><td></td><td>PCIE_NB_TO_SLOTA_12</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_P<12></td><td></td><td>PCIE_NB_TO_SLOTA_12</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_N<13></td><td></td><td>PCIE_NB_TO_SLOTA_13</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_P<13></td><td></td><td>PCIE_NB_TO_SLOTA_13</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_N<14></td><td></td><td>PCIE_NB_TO_SLOTA_14</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_P<14></td><td></td><td>PCIE_NB_TO_SLOTA_14</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_N<15></td><td></td><td>PCIE_NB_TO_SLOTA_15</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr><tr><td colspan="2">PCIE_NB_TO_SLOTA_P<15></td><td></td><td>PCIE_NB_TO_SLOTA_15</td><td>PCIE_DATA</td><td>PCIE_DATA</td></tr></table>																SIG_NAME		ELECTRICAL_CONSTRAINT_SET	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	100M N<0>			CLK_100M	PCIE_CLK	PCIE_CLK	100M P<0>			CLK_100M	PCIE_CLK	PCIE_CLK	CLK KOD_100M N<0>			CLK_KODPCIE_100M	PCIE_CLK	PCIE_CLK	CLK KOD_100M P<0>			CLK_KODPCIE_100M	PCIE_CLK	PCIE_CLK	CLK KOD_100M NF<0>			CLK_KODPCIE_100MF	PCIE_CLK	PCIE_CLK	CLK KOD_100M PF<0>			CLK_KODPCIE_100MF	PCIE_CLK	PCIE_CLK	PCIE_NB_TO_SLOTA_NF<0>		PCIE_NB2SA0	PCIE_NB_TO_SLOTA_0_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_PF<0>		PCIE_NB2SA0	PCIE_NB_TO_SLOTA_0_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_NF<1>		PCIE_NB2SA1	PCIE_NB_TO_SLOTA_1_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_PF<1>		PCIE_NB2SA1	PCIE_NB_TO_SLOTA_1_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_NF<2>		PCIE_NB2SA2	PCIE_NB_TO_SLOTA_2_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_PF<2>		PCIE_NB2SA2	PCIE_NB_TO_SLOTA_2_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_NF<3>		PCIE_NB2SA3	PCIE_NB_TO_SLOTA_3_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_PF<3>		PCIE_NB2SA3	PCIE_NB_TO_SLOTA_3_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_NF<4>		PCIE_NB2SA4	PCIE_NB_TO_SLOTA_4_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_PF<4>		PCIE_NB2SA4	PCIE_NB_TO_SLOTA_4_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_NF<5>		PCIE_NB2SA5	PCIE_NB_TO_SLOTA_5_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_PF<5>		PCIE_NB2SA5	PCIE_NB_TO_SLOTA_5_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_NF<6>		PCIE_NB2SA6	PCIE_NB_TO_SLOTA_6_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_PF<6>		PCIE_NB2SA6	PCIE_NB_TO_SLOTA_6_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_NF<7>		PCIE_NB2SA7	PCIE_NB_TO_SLOTA_7_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_PF<7>		PCIE_NB2SA7	PCIE_NB_TO_SLOTA_7_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_NF<8>		PCIE_NB2SA8	PCIE_NB_TO_SLOTA_8_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_PF<8>		PCIE_NB2SA8	PCIE_NB_TO_SLOTA_8_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_NF<9>		PCIE_NB2SA9	PCIE_NB_TO_SLOTA_9_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_PF<9>		PCIE_NB2SA9	PCIE_NB_TO_SLOTA_9_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_NF<10>		PCIE_NB2SA10	PCIE_NB_TO_SLOTA_10_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_PF<10>		PCIE_NB2SA10	PCIE_NB_TO_SLOTA_10_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_NF<11>		PCIE_NB2SA11	PCIE_NB_TO_SLOTA_11_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_PF<11>		PCIE_NB2SA11	PCIE_NB_TO_SLOTA_11_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_NF<12>		PCIE_NB2SA12	PCIE_NB_TO_SLOTA_12_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_PF<12>		PCIE_NB2SA12	PCIE_NB_TO_SLOTA_12_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_NF<13>		PCIE_NB2SA13	PCIE_NB_TO_SLOTA_13_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_PF<13>		PCIE_NB2SA13	PCIE_NB_TO_SLOTA_13_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_NF<14>		PCIE_NB2SA14	PCIE_NB_TO_SLOTA_14_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_PF<14>		PCIE_NB2SA14	PCIE_NB_TO_SLOTA_14_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_NF<15>		PCIE_NB2SA15	PCIE_NB_TO_SLOTA_15_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_PF<15>		PCIE_NB2SA15	PCIE_NB_TO_SLOTA_15_F	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_N<0>			PCIE_NB_TO_SLOTA_0	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_P<0>			PCIE_NB_TO_SLOTA_0	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_N<1>			PCIE_NB_TO_SLOTA_1	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_P<1>			PCIE_NB_TO_SLOTA_1	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_N<2>			PCIE_NB_TO_SLOTA_2	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_P<2>			PCIE_NB_TO_SLOTA_2	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_N<3>			PCIE_NB_TO_SLOTA_3	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_P<3>			PCIE_NB_TO_SLOTA_3	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_N<4>			PCIE_NB_TO_SLOTA_4	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_P<4>			PCIE_NB_TO_SLOTA_4	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_N<5>			PCIE_NB_TO_SLOTA_5	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_P<5>			PCIE_NB_TO_SLOTA_5	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_N<6>			PCIE_NB_TO_SLOTA_6	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_P<6>			PCIE_NB_TO_SLOTA_6	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_N<7>			PCIE_NB_TO_SLOTA_7	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_P<7>			PCIE_NB_TO_SLOTA_7	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_N<8>			PCIE_NB_TO_SLOTA_8	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_P<8>			PCIE_NB_TO_SLOTA_8	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_N<9>			PCIE_NB_TO_SLOTA_9	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_P<9>			PCIE_NB_TO_SLOTA_9	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_N<10>			PCIE_NB_TO_SLOTA_10	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_P<10>			PCIE_NB_TO_SLOTA_10	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_N<11>			PCIE_NB_TO_SLOTA_11	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_P<11>			PCIE_NB_TO_SLOTA_11	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_N<12>			PCIE_NB_TO_SLOTA_12	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_P<12>			PCIE_NB_TO_SLOTA_12	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_N<13>			PCIE_NB_TO_SLOTA_13	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_P<13>			PCIE_NB_TO_SLOTA_13	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_N<14>			PCIE_NB_TO_SLOTA_14	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_P<14>			PCIE_NB_TO_SLOTA_14	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_N<15>			PCIE_NB_TO_SLOTA_15	PCIE_DATA	PCIE_DATA	PCIE_NB_TO_SLOTA_P<15>			PCIE_NB_TO_SLOTA_15	PCIE_DATA	PCIE_DATA
SIG_NAME		ELECTRICAL_CONSTRAINT_SET	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE	NET_SPACING_TYPE																																																																																																																																																																																																																																																																																																																																																																																																																																																				
100M N<0>			CLK_100M	PCIE_CLK	PCIE_CLK																																																																																																																																																																																																																																																																																																																																																																																																																																																				
100M P<0>			CLK_100M	PCIE_CLK	PCIE_CLK																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CLK KOD_100M N<0>			CLK_KODPCIE_100M	PCIE_CLK	PCIE_CLK																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CLK KOD_100M P<0>			CLK_KODPCIE_100M	PCIE_CLK	PCIE_CLK																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CLK KOD_100M NF<0>			CLK_KODPCIE_100MF	PCIE_CLK	PCIE_CLK																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CLK KOD_100M PF<0>			CLK_KODPCIE_100MF	PCIE_CLK	PCIE_CLK																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_NF<0>		PCIE_NB2SA0	PCIE_NB_TO_SLOTA_0_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_PF<0>		PCIE_NB2SA0	PCIE_NB_TO_SLOTA_0_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_NF<1>		PCIE_NB2SA1	PCIE_NB_TO_SLOTA_1_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_PF<1>		PCIE_NB2SA1	PCIE_NB_TO_SLOTA_1_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_NF<2>		PCIE_NB2SA2	PCIE_NB_TO_SLOTA_2_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_PF<2>		PCIE_NB2SA2	PCIE_NB_TO_SLOTA_2_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_NF<3>		PCIE_NB2SA3	PCIE_NB_TO_SLOTA_3_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_PF<3>		PCIE_NB2SA3	PCIE_NB_TO_SLOTA_3_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_NF<4>		PCIE_NB2SA4	PCIE_NB_TO_SLOTA_4_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_PF<4>		PCIE_NB2SA4	PCIE_NB_TO_SLOTA_4_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_NF<5>		PCIE_NB2SA5	PCIE_NB_TO_SLOTA_5_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_PF<5>		PCIE_NB2SA5	PCIE_NB_TO_SLOTA_5_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_NF<6>		PCIE_NB2SA6	PCIE_NB_TO_SLOTA_6_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_PF<6>		PCIE_NB2SA6	PCIE_NB_TO_SLOTA_6_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_NF<7>		PCIE_NB2SA7	PCIE_NB_TO_SLOTA_7_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_PF<7>		PCIE_NB2SA7	PCIE_NB_TO_SLOTA_7_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_NF<8>		PCIE_NB2SA8	PCIE_NB_TO_SLOTA_8_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_PF<8>		PCIE_NB2SA8	PCIE_NB_TO_SLOTA_8_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_NF<9>		PCIE_NB2SA9	PCIE_NB_TO_SLOTA_9_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_PF<9>		PCIE_NB2SA9	PCIE_NB_TO_SLOTA_9_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_NF<10>		PCIE_NB2SA10	PCIE_NB_TO_SLOTA_10_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_PF<10>		PCIE_NB2SA10	PCIE_NB_TO_SLOTA_10_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_NF<11>		PCIE_NB2SA11	PCIE_NB_TO_SLOTA_11_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_PF<11>		PCIE_NB2SA11	PCIE_NB_TO_SLOTA_11_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_NF<12>		PCIE_NB2SA12	PCIE_NB_TO_SLOTA_12_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_PF<12>		PCIE_NB2SA12	PCIE_NB_TO_SLOTA_12_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_NF<13>		PCIE_NB2SA13	PCIE_NB_TO_SLOTA_13_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_PF<13>		PCIE_NB2SA13	PCIE_NB_TO_SLOTA_13_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_NF<14>		PCIE_NB2SA14	PCIE_NB_TO_SLOTA_14_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_PF<14>		PCIE_NB2SA14	PCIE_NB_TO_SLOTA_14_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_NF<15>		PCIE_NB2SA15	PCIE_NB_TO_SLOTA_15_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_PF<15>		PCIE_NB2SA15	PCIE_NB_TO_SLOTA_15_F	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_N<0>			PCIE_NB_TO_SLOTA_0	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_P<0>			PCIE_NB_TO_SLOTA_0	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_N<1>			PCIE_NB_TO_SLOTA_1	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_P<1>			PCIE_NB_TO_SLOTA_1	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_N<2>			PCIE_NB_TO_SLOTA_2	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_P<2>			PCIE_NB_TO_SLOTA_2	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_N<3>			PCIE_NB_TO_SLOTA_3	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_P<3>			PCIE_NB_TO_SLOTA_3	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_N<4>			PCIE_NB_TO_SLOTA_4	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_P<4>			PCIE_NB_TO_SLOTA_4	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_N<5>			PCIE_NB_TO_SLOTA_5	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_P<5>			PCIE_NB_TO_SLOTA_5	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_N<6>			PCIE_NB_TO_SLOTA_6	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_P<6>			PCIE_NB_TO_SLOTA_6	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_N<7>			PCIE_NB_TO_SLOTA_7	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_P<7>			PCIE_NB_TO_SLOTA_7	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_N<8>			PCIE_NB_TO_SLOTA_8	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_P<8>			PCIE_NB_TO_SLOTA_8	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_N<9>			PCIE_NB_TO_SLOTA_9	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_P<9>			PCIE_NB_TO_SLOTA_9	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_N<10>			PCIE_NB_TO_SLOTA_10	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_P<10>			PCIE_NB_TO_SLOTA_10	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_N<11>			PCIE_NB_TO_SLOTA_11	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_P<11>			PCIE_NB_TO_SLOTA_11	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_N<12>			PCIE_NB_TO_SLOTA_12	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_P<12>			PCIE_NB_TO_SLOTA_12	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_N<13>			PCIE_NB_TO_SLOTA_13	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_P<13>			PCIE_NB_TO_SLOTA_13	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_N<14>			PCIE_NB_TO_SLOTA_14	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_P<14>			PCIE_NB_TO_SLOTA_14	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_N<15>			PCIE_NB_TO_SLOTA_15	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PCIE_NB_TO_SLOTA_P<15>			PCIE_NB_TO_SLOTA_15	PCIE_DATA	PCIE_DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																				
KODIAK PCI-E POWER PHYSICAL CONSTRAINT TABLE																																																																																																																																																																																																																																																																																																																																																																																																																																																									
<table><tr><th colspan="2">SIG_NAME</th><th>MIN_LINE_WIDTH</th><th>MIN_NECK_WIDTH</th><th>VOLTAGE</th></tr><tr><td colspan="2">KOD_G10_GND</td><td>0.3MM</td><td>0.25MM</td><td>0</td></tr><tr><td colspan="2">KOD_H05_GND</td><td>0.3MM</td><td>0.25MM</td><td>0</td></tr><tr><td colspan="2">KOD_H08_GND</td><td>0.3MM</td><td>0.25MM</td><td>0</td></tr><tr><td colspan="2">KOD_J13_GND</td><td>0.3MM</td><td>0.25MM</td><td>0</td></tr><tr><td colspan="2">KOD_K07_GND</td><td>0.3MM</td><td>0.25MM</td><td>0</td></tr><tr><td colspan="2">KOD_L13_GND</td><td>0.3MM</td><td>0.25MM</td><td>0</td></tr><tr><td colspan="2">PWR_PCIE_A_AVDD</td><td>0.3MM</td><td>0.25MM</td><td>1.2</td></tr><tr><td colspan="2">PWR_PCIE_A_AVDD_2</td><td>0.3MM</td><td>0.25MM</td><td>1.2</td></tr><tr><td colspan="2">PWR_PCIE_A_AVDD_1</td><td>0.3MM</td><td>0.25MM</td><td>1.2</td></tr><tr><td colspan="2">PWR_PCIE_A_AVDD_0</td><td>0.3MM</td><td>0.25MM</td><td>1.2</td></tr><tr><td colspan="2">PWR_PCIE_A_AVDD_A</td><td>0.3MM</td><td>0.25MM</td><td>1.2</td></tr><tr><td colspan="2">PWR_PCIE_A_AVDD_B</td><td>0.3MM</td><td>0.25MM</td><td>1.2</td></tr><tr><td colspan="2">PWR_PCIE_A_AVDD_C</td><td>0.3MM</td><td>0.25MM</td><td>1.2</td></tr><tr><td colspan="2">PWR_PCIE_A_AVDD_2</td><td>0.3MM</td><td>0.25MM</td><td>1.2</td></tr><tr><td colspan="2">PWR_PCIE_A_AVDD_0</td><td>0.3MM</td><td>0.25MM</td><td>1.2</td></tr></table>																SIG_NAME		MIN_LINE_WIDTH	MIN_NECK_WIDTH	VOLTAGE	KOD_G10_GND		0.3MM	0.25MM	0	KOD_H05_GND		0.3MM	0.25MM	0	KOD_H08_GND		0.3MM	0.25MM	0	KOD_J13_GND		0.3MM	0.25MM	0	KOD_K07_GND		0.3MM	0.25MM	0	KOD_L13_GND		0.3MM	0.25MM	0	PWR_PCIE_A_AVDD		0.3MM	0.25MM	1.2	PWR_PCIE_A_AVDD_2		0.3MM	0.25MM	1.2	PWR_PCIE_A_AVDD_1		0.3MM	0.25MM	1.2	PWR_PCIE_A_AVDD_0		0.3MM	0.25MM	1.2	PWR_PCIE_A_AVDD_A		0.3MM	0.25MM	1.2	PWR_PCIE_A_AVDD_B		0.3MM	0.25MM	1.2	PWR_PCIE_A_AVDD_C		0.3MM	0.25MM	1.2	PWR_PCIE_A_AVDD_2		0.3MM	0.25MM	1.2	PWR_PCIE_A_AVDD_0		0.3MM	0.25MM	1.2																																																																																																																																																																																																																																																																																																																																																										
SIG_NAME		MIN_LINE_WIDTH	MIN_NECK_WIDTH	VOLTAGE																																																																																																																																																																																																																																																																																																																																																																																																																																																					
KOD_G10_GND		0.3MM	0.25MM	0																																																																																																																																																																																																																																																																																																																																																																																																																																																					
KOD_H05_GND		0.3MM	0.25MM	0																																																																																																																																																																																																																																																																																																																																																																																																																																																					
KOD_H08_GND		0.3MM	0.25MM	0																																																																																																																																																																																																																																																																																																																																																																																																																																																					
KOD_J13_GND		0.3MM	0.25MM	0																																																																																																																																																																																																																																																																																																																																																																																																																																																					
KOD_K07_GND		0.3MM	0.25MM	0																																																																																																																																																																																																																																																																																																																																																																																																																																																					
KOD_L13_GND		0.3MM	0.25MM	0																																																																																																																																																																																																																																																																																																																																																																																																																																																					
PWR_PCIE_A_AVDD		0.3MM	0.25MM	1.2																																																																																																																																																																																																																																																																																																																																																																																																																																																					
PWR_PCIE_A_AVDD_2		0.3MM	0.25MM	1.2																																																																																																																																																																																																																																																																																																																																																																																																																																																					
PWR_PCIE_A_AVDD_1		0.3MM	0.25MM	1.2																																																																																																																																																																																																																																																																																																																																																																																																																																																					
PWR_PCIE_A_AVDD_0		0.3MM	0.25MM	1.2																																																																																																																																																																																																																																																																																																																																																																																																																																																					
PWR_PCIE_A_AVDD_A		0.3MM	0.25MM	1.2																																																																																																																																																																																																																																																																																																																																																																																																																																																					
PWR_PCIE_A_AVDD_B		0.3MM	0.25MM	1.2																																																																																																																																																																																																																																																																																																																																																																																																																																																					
PWR_PCIE_A_AVDD_C		0.3MM	0.25MM	1.2																																																																																																																																																																																																																																																																																																																																																																																																																																																					
PWR_PCIE_A_AVDD_2		0.3MM	0.25MM	1.2																																																																																																																																																																																																																																																																																																																																																																																																																																																					
PWR_PCIE_A_AVDD_0		0.3MM	0.25MM	1.2																																																																																																																																																																																																																																																																																																																																																																																																																																																					
<table><tr><td colspan="5">KODIAK PCI-E CONST</td></tr><tr><td colspan="5">SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005</td></tr><tr><td colspan="5">NOTICE OF PROPRIETARY PROPERTY</td></tr><tr><td colspan="5">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td></tr><tr><td colspan="5">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td></tr><tr><td colspan="5">II NOT TO REPRODUCE OR COPY IT</td></tr><tr><td colspan="5">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td></tr><tr><td colspan="2">APPLE COMPUTER INC.</td><td>SIZE D</td><td>DRAWING NUMBER 051-6790</td><td>REV. F</td></tr><tr><td colspan="2">SCALE NONE</td><td colspan="2">SHT 97</td><td>OF 154</td></tr></table>																KODIAK PCI-E CONST					SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005					NOTICE OF PROPRIETARY PROPERTY					THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING					I TO MAINTAIN THE DOCUMENT IN CONFIDENCE					II NOT TO REPRODUCE OR COPY IT					III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART					APPLE COMPUTER INC.		SIZE D	DRAWING NUMBER 051-6790	REV. F	SCALE NONE		SHT 97		OF 154																																																																																																																																																																																																																																																																																																																																																																																													
KODIAK PCI-E CONST																																																																																																																																																																																																																																																																																																																																																																																																																																																									
SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005																																																																																																																																																																																																																																																																																																																																																																																																																																																									
NOTICE OF PROPRIETARY PROPERTY																																																																																																																																																																																																																																																																																																																																																																																																																																																									
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																																																																																																																																																																																																																																																																																																																																																																																																																																									
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																																																																																																																																																																																																																																																																																																																																																																																																																																									
II NOT TO REPRODUCE OR COPY IT																																																																																																																																																																																																																																																																																																																																																																																																																																																									
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																																																																																																																																																																																																																																																																																																																																																																																																																									
APPLE COMPUTER INC.		SIZE D	DRAWING NUMBER 051-6790	REV. F																																																																																																																																																																																																																																																																																																																																																																																																																																																					
SCALE NONE		SHT 97		OF 154																																																																																																																																																																																																																																																																																																																																																																																																																																																					
8		7		6		5		4		3		2		1																																																																																																																																																																																																																																																																																																																																																																																																																																											



</





PCI SERIES TERMINATION

SYNC_MASTER=FINO-MW

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE
D


DRAWING NUMBER
051-6790


REV.
F

SCALE
NONE

SHT
120

154





ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	CLOCKS	

=PCI_CLK33M_USB2 27 122

Page Notes

Power aliases required by this page:

- PPVIO_PCI (to 3.3V or 5V)

Signal aliases required by this page:

- PCI_CLK33M_USB2 (33MHz PCI clock)

BOM options provided by this page:

(NONE)

PCI Devices implemented on this page:

AD27 (Slot "6") - USB2 (0x1833/0x0035)

NOTE: This USB2 implementation supports D3cold.

Q63 APPLICATION OF POWER NET "PPVIO_PCI_USB2" IS PP3V3_RUN

IPD	NTEST1	M8	TP_NEC_NTEST1	6
IPD	SMC	M7	TP_NEC_SMC	6
IPD	TEB	N7	TP_NEC_TEB	
IPD	AMC	P7	TP_NEC_AMC	
IPD	TEST	L8	TP_NEC_TEST	6
	NANDTEST	M10	TP_NEC_NANDTEST	
	SRCLK	M9	TP_NEC_SRCLK	6
	SRDTA	N9	TP_NEC_SRDATA	
IPD	SRMOD	P9	TP_NEC_SRMOD	6

ALL NETS TO FUNCTIONAL TEST PAGE

USB 2.0 PCI Interface

SYNC_MASTER=Q63

SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6790

REV.

F

SCALE


NONE

SHT


122

OF

154



SATA CONNECTOR



SATA PORT1 IS NOT USED IN M23/M33:NO TEST


127 SATA_TXD_P2 == NC_SATA_TXD_P2 6
MAKE_BASE=TRUE

127 SATA_TXD_N2 == NC_SATA_TXD_N2 6
MAKE_BASE=TRUE

127 SATA_RXD_N2_C == NC_SATA_RXD_N2_C 6
MAKE_BASE=TRUE


127 SATA_RXD_P2_C == NC_SATA_RXD_P2_C 6
MAKE_BASE=TRUE

SATA DIFF PAIR GND VIAS



4-12-05
ADD THESE GROUND VIAS NEAR EACH LAYER JUMP FOR THE SATA DIFF PAIRS. ONE GND VIA PER SIGNAL VIA, AND PLACE GND VIA NO CLOSER THAN 0.152MM TO SIGNAL VIA.

PATA CONNECTOR



	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NO_TEST
129 127 9 UATA_DD<15..8>	UATA_DD	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DD<7>	UATA_DD7	UATA_NETPH	UATA_NETSPA		
129 127 9 UATA_DD<6..0>	UATA_DD	UATA_NETPH	UATA_NETSPA		
129 127 9 UATA_DA<2..0>	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA_CS0_L	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA_CS1_L	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA_HSTROBE	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA_STOP	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DMACK_L	UATA_HOST_R	UATA_NETPH	UATA_NETSPA		
129 127 UATA_RESET_L	UATA_RESET_I	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DSTROBE_R	UATA_DEV_R_C	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DMARQ_R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		
129 127 UATA_INTRO_R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		
127 UATA_DD_R<15..8>		UATA_NETPH	UATA_NETSPA		
127 UATA_DD_R<7>		UATA_NETPH	UATA_NETSPA		
127 UATA_DD_R<6..0>		UATA_NETPH	UATA_NETSPA		
127 UATA_DA_R<2..0>		UATA_NETPH	UATA_NETSPA		
127 UATA_CS0_L_R		UATA_NETPH	UATA_NETSPA		
127 UATA_CS1_L_R		UATA_NETPH	UATA_NETSPA		
127 UATA_HSTROBE_R		UATA_NETPH	UATA_NETSPA		
127 UATA_STOP_R		UATA_NETPH	UATA_NETSPA		
127 UATA_DMACK_L_R		UATA_NETPH	UATA_NETSPA		
127 UATA_RESET_L_R		UATA_NETPH	UATA_NETSPA		
129 127 UATA_DSTROBE		UATA_NETPH	UATA_NETSPA		
129 127 UATA_DMARQ		UATA_NETPH	UATA_NETSPA		
129 127 UATA_INTRO		UATA_NETPH	UATA_NETSPA		
129 127 SATA_TXD_P1	SATA_TXD1	SATA	SATA		TRUE
129 127 SATA_TXD_N1	SATA_TXD1	SATA	SATA	TX1C	TRUE
129 SATA_TXD_P1_C	SATA_TXD1	SATA	SATA	TX1C	TRUE
129 SATA_TXD_N1_C	SATA_TXD1	SATA	SATA	TX1C	TRUE
129 127 SATA_RXD_N1_C	SATA_RXD1	SATA	SATA		TRUE
129 127 SATA_RXD_P1_C	SATA_RXD1	SATA	SATA		TRUE
129 SATA_RXD_N1	SATA_RXD1	SATA	SATA	RX1C	TRUE
129 SATA_RXD_P1	SATA_RXD1	SATA	SATA	RX1C	TRUE

UATA FROM RPAKS TO JC901

UATA FROM SHASTA U2300 TO RPAKS

4-11-05: BOARD FILE HAS PHYSICAL/SPACING NAME ASSIGMENT ALREADY FOR SATA DIFF PAIRS (CAP TO SHASTA). BUT NOT FOR THE SATA CAP TO CONNECTOR ROUTES, WHICH THE ABOVE ARE ADDED FOR THIS PURPOSE.

UATA TRACE IMPEDANCE ROUTE TO 50 OHMS

4-8-05

NOTES FOR SHARED PAGE 127
FOR M23/M33 CREATE A WIDE SHAPE FOR PP1V2_SATA_VDD AND THEN NECK DOWN TO THE DEFAULT VALUE WHEN NECESSARY. THE WIDTH/NECK PROPERTIES ON PAGE 127 ARE SET BY Q63 FOR SCHEMATIC SHARING.

LC700 CHANGED TO 155S0240 (600 OHM,0.2 OHM DCR,1A)
PREVIOUS ONE WAS 155S0031 (600 OHM,0.6 OHM DCR,0.2A)
PER TOKIN AMERICA PN: N2012Z601.

4-11-05.

PP1V2_ALL REG. IS SET TO BE 1.22V TO 1.23V AS NOTED ON THE 1.2 REG PAGE 13. THIS WILL HELP MITIGATE THE LOSS ACROSS THE Q1306 FET SI3326DV.

4-12-05.

UPDATED AC COUPLING CAPS FOR SATA JC900.

ADDED DECOUPLING CAPS FOR JC901 PP5V_PATA NET.

Disk Connectors

SYNC_MASTER=M23-DC

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6790 REV. F

SCALE NONE SHT 129 OF 154



VESTA -> SHASTA

132 ENET_CLK125M_GBE_REF_R

I84 MAKE_BASE=TRUE

ENET_CLK125M_GBE_REF

131

132 ENET_CLK25M_TX_R

I70 MAKE_BASE=TRUE

ENET_CLK25M_TX

131

132 ENET_CLK125M_RX_R

I71 MAKE_BASE=TRUE

ENET_CLK125M_RX

131

132 131 9 ENET_RXD_R<0>

I72 MAKE_BASE=TRUE

ENET_RXD<0>

9 131

132 131 9 ENET_RXD_R<1>

I73 MAKE_BASE=TRUE

ENET_RXD<1>

9 131

132 131 9 ENET_RXD_R<2>

I74 MAKE_BASE=TRUE

ENET_RXD<2>

9 131

132 131 9 ENET_RXD_R<3>

I75 MAKE_BASE=TRUE

ENET_RXD<3>

9 131

132 131 9 ENET_RXD_R<4>

I76 MAKE_BASE=TRUE

ENET_RXD<4>

9 131

132 131 9 ENET_RXD_R<5>

I77 MAKE_BASE=TRUE

ENET_RXD<5>

9 131

132 131 9 ENET_RXD_R<6>

I78 MAKE_BASE=TRUE

ENET_RXD<6>

9 131

132 131 9 ENET_RXD_R<7>

I79 MAKE_BASE=TRUE

ENET_RXD<7>

9 131

132 131 ENET_RX_DV_R

I80 MAKE_BASE=TRUE

ENET_RX_DV

131

132 131 ENET_RX_ER_R

I81 MAKE_BASE=TRUE

ENET_RX_ER

131

132 131 ENET_COL_R

I82 MAKE_BASE=TRUE

ENET_COL

131

132 131 ENET_CRS_R

I83 MAKE_BASE=TRUE

ENET_CRS

131

ENET SERIES TERM

SYNC_MASTER=FINO-DC

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D

DRAWING NUMBER 051-6790

REV. F

SCALE NONE

SHT 130

154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	0.38mm SPACING	ENET_CLK25M_TX
E47	0.38mm SPACING	ENET_CLK125M_RX
E48	0.38mm SPACING	ENET_CLK125M_GBE_REF
E49	0.38mm SPACING	ENET_CLK125M_GTX
E52	0.38mm SPACING	ENET_CLK125M_GTX_R
E50		
E51	ENET_FW_2X	ENET_RXD_R<7..0>
E53	ENET_FW_3X	ENET_RX_DV_R
E55	ENET_FW_3X	ENET_RX_ER_R
E54	ENET_FW_2X	ENET_RXD<7..0>
E56	ENET_FW_3X	ENET_RX_DV
E58	ENET_FW_3X	ENET_RX_ER
E59	ENET_FW_2X	ENET_TXD_R<7..0>
E57	ENET_FW_3X	ENET_TX_EN_R
E60	ENET_FW_3X	ENET_TX_ER_R
E61	ENET_FW_2X	ENET_TXD<7..0>
E63	ENET_FW_3X	ENET_TX_EN
E65	ENET_FW_3X	ENET_TX_ER
E66	ENET_FW_3X	ENET_CRS_R
E64	ENET_FW_3X	ENET_COL_R
E67	ENET_FW_3X	ENET_CRS
E68	ENET_FW_3X	ENET_COL
E69	ENET_FW_3X	ENET_MDC
E71	ENET_FW_3X	ENET_MDIO
E72	ENET_FW_3X	ENET_MDIO_R
E73	ENET_FW_3X	R8405_1
E74	ENET_FW_3X	R8405_2
E75	ENET_FW_3X	R8407_2

Page Notes

Power aliases required by this page:


(NONE)

Signal aliases required by this page:


(NONE)

BOM options provided by this page:

(NONE)



RD103 PIN 1 SHARES PIN WITH RD104 PIN 1
RD103 PIN 2 SHARES PIN WITH RD106 PIN 2



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, 0- OHM, 402, 5%	RD103		ENET_MDIO_DELAY_0
116S0004	3	RES, 0- OHM, 402, 5%	RD104, RD105, RD106		ENET_MDIO_DELAY_2NS
116S0004	3	RES, 0- OHM, 402, 5%	RD104, RD108, RD106		ENET_MDIO_DELAY_4NS
116S0030	1	RES, 33- OHM, 402, 5%	RD107		ENET_MDIO_DELAY_4NS

Shasta Ethernet	
SYNC_MASTER=Q63	SYNC_DATE=08/01/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
III NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-6790	F
SCALE	SHT	OF

SCALE	SHT	OF
NONE	131	154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0253	1	CON, RJ-45 7 DEGRESS	JD600	CRITICAL	17_INCH_LCD
514-0254	1	CON, RJ-45 7 DEGRESS	JD600	CRITICAL	20_INCH_LCD

ETHERNET CONNECTOR

SYNC_MASTER=FINO-DC

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051-6790

REV. F

SCALE NONE

SHT 136

OF 154



Page Notes

Power aliases required by this page:

- =PPFW_PHY
- =PP3V3_FW
- =PP3V3_ENETFW
- =PP2V5_ENETFW
- =PP1V2_ENETFW

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- VESTA_DS_ONLY_EN0
- If stuffed, adds external pull-up to counter internal pull-down in Vesta. See straps table for more information.
- VESTA_PWR_CLASS_0
- If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.

Net Spacing Type: FW

NOTE: Target differential impedance for FW data pairs is 110 ohms.

VESTA CONFIG STRAPS:

FW_PWR_CLASS_MSB - FIREWIRE POWER CLASS

- 1 - Sets Power Class to 8x4
- 0 - Sets Power Class to 8x0 (Internal Pull-up)

FW_DS_ONLY_P0 - PORT 0 DATA/STROBE

- 1 - Port 0 Data/Strobe mode only
- 0 - Port 0 Bilingual mode (Internal Pull-down)


Vesta FireWire PHY

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NET_TYPE			DIFFERENTIAL_PAIR
SPACING	PHYSICAL		
FE001	FW	FW	FW_TPA0_FL
FE002	FW	FW	FW_TPA0_FL
FE003	FW	FW	FW_TPB0_FL
FE004	FW	FW	FW_TPB0_FL
FE005	FW	FW	FW_TPA1_FL
FE006	FW	FW	FW_TPA1_FL
FE007	FW	FW	FW_TPB1_FL
FE008	FW	FW	FW_TPB1_FL

FW_PORT0_TPA_P_FL	140
FW_PORT0_TPA_N_FL	140
FW_PORT0_TPB_P_FL	140
FW_PORT0_TPB_N_FL	140
FW_PORT1_TPA_P_FL	140
FW_PORT1_TPA_N_FL	140
FW_PORT1_TPB_P_FL	140
FW_PORT1_TPB_N_FL	140

FW_TPA0_FL	140
FW_TPA0_FL	140
FW_TPB0_FL	140
FW_TPB0_FL	140
FW_TPA1_FL	140
FW_TPA1_FL	140
FW_TPB1_FL	140
FW_TPB1_FL	140

FW_TPA0_FL	140
FW_TPA0_FL	140
FW_TPB0_FL	140
FW_TPB0_FL	140
FW_TPA1_FL	140
FW_TPA1_FL	140
FW_TPB1_FL	140
FW_TPB1_FL	140

FW_TPA0_FL	140
FW_TPA0_FL	140
FW_TPB0_FL	140
FW_TPB0_FL	140
FW_TPA1_FL	140
FW_TPA1_FL	140
FW_TPB1_FL	140
FW_TPB1_FL	140

FW_TPA0_FL	140
FW_TPA0_FL	140
FW_TPB0_FL	140
FW_TPB0_FL	140
FW_TPA1_FL	140
FW_TPA1_FL	140
FW_TPB1_FL	140
FW_TPB1_FL	140

FW_TPA0_FL	140
FW_TPA0_FL	140
FW_TPB0_FL	140
FW_TPB0_FL	140
FW_TPA1_FL	140
FW_TPA1_FL	140
FW_TPB1_FL	140
FW_TPB1_FL	140

FW_TPA0_FL	140
FW_TPA0_FL	140
FW_TPB0_FL	140
FW_TPB0_FL	140
FW_TPA1_FL	140
FW_TPA1_FL	140
FW_TPB1_FL	140
FW_TPB1_FL	140

FW_TPA0_FL	140
FW_TPA0_FL	140
FW_TPB0_FL	140
FW_TPB0_FL	140
FW_TPA1_FL	140
FW_TPA1_FL	140
FW_TPB1_FL	140
FW_TPB1_FL	140

FW_TPA0_FL	140
FW_TPA0_FL	140
FW_TPB0_FL	140
FW_TPB0_FL	140
FW_TPA1_FL	140
FW_TPA1_FL	140
FW_TPB1_FL	140
FW_TPB1_FL	140

FW_TPA0_FL	140
FW_TPA0_FL	140
FW_TPB0_FL	140
FW_TPB0_FL	140
FW_TPA1_FL	140
FW_TPA1_FL	140
FW_TPB1_FL	140
FW_TPB1_FL	140

FW_TPA0_FL	140
FW_TPA0_FL	140
FW_TPB0_FL	140
FW_TPB0_FL	140
FW_TPA1_FL	140
FW_TPA1_FL	140
FW_TPB1_FL	140
FW_TPB1_FL	140

D

D

C

C

B


B

A


A

Termination

Place close to FireWire PHY




3rd TPA/TPB pair unused




ESD Rail

CALCULATION = 220 OHMS, THERE'S ALREADY A 215 IN THE DESIGN, SO I'M USING 215 INSTEAD




[LATE VG NOTES]
CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V
IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A .5V DROP




SPARE GND VIAS FOR LAYER TRAVERSALS DURING ROUTING

"Snapback" & "Late VG" Protection



"Snapback" & "Late VG" Protection



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0248	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	17_INCH_LCD
514-0248	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	17_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	20_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	20_INCH_LCD

DESIGNED WITH INTENTION TO RESIZE FUSE LIMITS EQUAL FW SPEC 1.5A LIMIT
POSSIBLE CURRENT SHARING SCENARIO
KCL = CABLE POWER + SYSTEM POWER = > 1.5 AMPS


FIREWIRE CONNECTORS

SYNC_MASTER=FINO-DC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 051-6790		REV. F
	SCALE NONE	SHT 140	OF 154



Page Notes

Power aliases required by this page:
- =PP3V3_PWRON_USB

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Net Spacing Type: USB2

Line To Line: 0.50mm
Length Tolerance: 1.27mm
Primary Max Sep: 0.19mm
Secondary Max Sep: 2.54mm
Secondary Length: 12.70mm

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

U2300 SHASTA V1.1 BGA-LF (8 OF 8)			
NC0	P7	TP_SB<0>	6
NC1	P8	TP_SB<1>	6
NC2	R3	TP_SB<2>	6
NC3	R4	TP_SB<3>	6
NC4	R5	TP_SB<4>	6
NC5	R6	TP_SB<5>	6
NC6	R7	TP_SB<6>	6
NC7	R8	TP_SB<7>	6
NC8	T1	TP_SB<8>	6
NC9	T2	TP_SB<9>	6
NC10	T3	TP_SB<10>	6
NC11	T4	TP_SB<11>	6
NC12	T5	TP_SB<12>	6
NC13	T6	TP_SB<13>	6
NC14	T7	TP_SB<14>	6
NC15	T8	TP_SB<15>	6
NC16	U1	TP_SB<16>	6
NC17	U2	TP_SB<17>	6
NC18	U3	TP_SB<18>	6
NC19	U4	TP_SB<19>	6
NC20	U5	TP_SB<20>	6
NC21	U6	TP_SB<21>	6
NC22	V1	TP_SB<22>	6
NC23	V2	TP_SB<23>	6
NC24	V3	TP_SB<24>	6
NC25	V4	TP_SB<25>	6
NC26	W1	TP_SB<26>	6
NC27	W3	TP_SB<27>	6
NC28	Y1	TP_SB<28>	6
NC29	Y3	TP_SB<29>	6

USB Host Interfaces	
SYNC_MASTER=FINO-PC	SYNC_DATE=07/05/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

DRAWING NUMBER D 051-6790	REV. F
SCALE NONE	SHT OF 142 154

Power aliases required by this page:

- _PP5V_PWRON_USB
- _PP5V_PWRON_UDASH
- _PP3V3_PWRON_UDASH
- _PP3V3_PWRON_BT

Signal aliases required by this page:

(NONE)

NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.

BOM options provided by this page:

(NONE)

NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.

142	USB2_PWREN<0>	==	TP_USB2_PWREN<0>	6	MAKE_BASE=TRUE
142	USB2_PWREN<1>	==	TP_USB2_PWREN<1>	6	MAKE_BASE=TRUE
142	USB2_PWREN<2>	==	TP_USB2_PWREN<2>	6	MAKE_BASE=TRUE
142	USB2_PWREN<3>	==	TP_USB2_PWREN<3>	6	MAKE_BASE=TRUE
142	USB2_PWREN<4>	==	TP_USB2_PWREN<4>	6	MAKE_BASE=TRUE

	ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE	
LEAD0	PROVIDED BY	USB2	USB2_PORT1_F	USB2	USB2_PORT1_P_F
LEAD0		USB2	USB2_PORT1_F	USB2	USB2_PORT1_N_F
LEAD0	USB CONTROLLER	USB2	USB2_PORT2_F	USB2	USB2_PORT2_P_F
LEAD0		USB2	USB2_PORT2_F	USB2	USB2_PORT2_N_F
LEAD0		USB2	USB2_PORT3_F	USB2	USB2_PORT3_P_F
LEAD0		USB2	USB2_PORT3_F	USB2	USB2_PORT3_N_F
LEAD0		USB2	USB2_HUB_F	USB2	USB2_HUB_P_L<2>
LEAD0		USB2	USB2_HUB_F	USB2	USB2_HUB_N_L<2>
LEAD0		USB2	USB2_BNDT_F	USB2	USB2_P_L<3>
LEAD0		USB2	USB2_BNDT_F	USB2	USB2_N_L<3>
LEAD0		USB2	USB2_0_IC	USB2	USB_NEC_P<0>
LEAD0		USB2	USB2_0_IC	USB2	USB_NEC_N<0>
LEAD0		USB2	USB2_1_IC	USB2	USB_NEC_P<1>
LEAD0		USB2	USB2_1_IC	USB2	USB_NEC_N<1>
LEAD0		USB2	USB2_2_IC	USB2	USB_NEC_P<2>
LEAD0		USB2	USB2_2_IC	USB2	USB_NEC_N<2>
LEAD0		USB2	USB2_3_IC	USB2	USB_NEC_P<3>
LEAD0		USB2	USB2_3_IC	USB2	USB_NEC_N<3>
LEAD0		USB2	USB2_4_IC	USB2	USB_NEC_P<4>
LEAD0		USB2	USB2_4_IC	USB2	USB_NEC_N<4>

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

The image displays a detailed PCB layout for a USB2 to RS485 module, featuring three identical port sections labeled PORT 1, PORT 2, and PORT 3. Each port section includes the following components and connections:

- Power and Grounding:**
 - VOLTAGE=5V** and **VOLTAGE=0V** labels are present for each port.
 - MIN LINE WIDTH=0.6MM** and **MIN NECK WIDTH=0.25MM** are specified for the power and ground traces.
 - PP5V USB2 PORT1_F**, **PP5V USB2 PORT2_F**, and **PP5V USB2 PORT3_F** labels indicate the power supply connections for each port.
 - GND USB PORT1**, **GND USB PORT2**, and **GND USB PORT3** labels indicate the ground connections for each port.
 - GND CHASSIS USB** is a common ground connection for all ports.
- Capacitors:**
 - CE310 1500UF** (20%, 6.3V, POLY, SMD2) is connected to the 5V supply for PORT 1.
 - CE320 330UF** (20%, 6.3V, POLY, SMD) is connected to the 5V supply for PORT 2.
 - CE330 0.01uF** (20%, 16V, CERM, 402) is connected to the 5V supply for PORT 3.
 - CE312 0.01uF** (20%, 16V, CERM, 402) is connected to the 0V supply for PORT 1.
 - CE322 0.01uF** (20%, 16V, CERM, 402) is connected to the 0V supply for PORT 2.
 - CE332 0.01uF** (20%, 16V, CERM, 402) is connected to the 0V supply for PORT 3.
- Resistors:**
 - RE310 15K** (5%, 1/16W, MF-LF, 402) and **RE311 15K** (5%, 1/16W, MF-LF, 402) are connected to the 5V supply for PORT 1.
 - RE320 15K** (5%, 1/16W, MF-LF, 402) and **RE321 15K** (5%, 1/16W, MF-LF, 402) are connected to the 5V supply for PORT 2.
 - RE330 15K** (5%, 1/16W, MF-LF, 402) and **RE331 15K** (5%, 1/16W, MF-LF, 402) are connected to the 5V supply for PORT 3.
 - RE312 0** (NOSTUFF), **RE313 0** (NOSTUFF), **RE322 0** (NOSTUFF), **RE323 0** (NOSTUFF), **RE332 0** (NOSTUFF), and **RE333 0** (NOSTUFF) are connected to the 0V supply for each port.
- Inductors:**
 - LE312 120-OHM** (2012, 57W, VDR-1) is connected to the 0V supply for PORT 1.
 - LE322 120-OHM** (2012, 57W, VDR-1) is connected to the 0V supply for PORT 2.
 - LE332 120-OHM** (2012, 57W, VDR-1) is connected to the 0V supply for PORT 3.
- Connectors:**
 - PORT 1**, **PORT 2**, and **PORT 3** are labeled on the right side of the layout.
 - 514-0247** is the connector part number for each port.
 - OMIT JE310 UB01123M23-4F**, **OMIT JE320 UB01123M23-4F**, and **OMIT JE330 UB01123M23-4F** labels indicate the connector footprints for each port.


The diagram illustrates the PCB layout for the FHB connector area. It includes the following components and connections:

- Top Section:**
 - FE301: 0.75AMP-13.2V
 - PP5V_BNDI LE340 1 2
 - MINISMD-LF 740S0509 CRITICAL
 - CE344 10UF 205 10V CERM 805-2
 - RE346 805 10V MF-LF 5%
 - VOLTAGE=5V MIN_LINE_WIDTH=0.6MM MIN_NECK_WIDTH=0.25MM
 - GND_BNDI 143
 - CE343 0.01UF 205 10V CERM 402
 - VOLTAGE=0V MIN_LINE_WIDTH=0.6MM MIN_NECK_WIDTH=0.25MM
 - GND_CHASSIS 143
- USB Hub Section:**
 - USB2_HUB_P<2>
 - USB2_HUB_N<2>
 - USB2_HUB_P<3>
 - USB2_HUB_N<3>
 - Internal 15K pull-downs are noted as not needed here.
- Connector Section:**
 - JE350 53261-1498 N-RT-SH
 - 518S0324
 - Pin 1: AUD_MIC_IN_P_CONN
 - Pin 2: GND_AUDIO_MIC_CONN
 - Pin 3: AUD_MIC_IN_N_CONN
 - Pin 4: GND_CHASSIS_BNDI
 - Pin 5: (Unlabeled)
 - Pin 6: GND_CHASSIS_BNDI
 - Pin 7: USB2_HUB_P_L<2>
 - Pin 8: USB2_HUB_N_L<2>
 - Pin 9: (Unlabeled)
 - Pin 10: GND_BNDI
 - Pin 11: USB2_P_L<3>
 - Pin 12: USB2_N_L<3>
 - Pin 13: SB_GPIO14
 - Pin 14: PP5V_PWRON_BNDI
 - Pin 15: (Unlabeled)
 - Pin 16: (Unlabeled)
- Other Components:**
 - RE343 NOSTUFF
 - LE342 120-OHM 2012
 - RE342 NOSTUFF
 - RE354 NOSTUFF
 - LE352 120-OHM 2012
 - RE355 NOSTUFF

Dimensions: 0.25MM, 0.6MM.

4-14-05
PLACE CE343, CE344 & LE340 NEAR JE350 PIN 14 IN THE ORDER LISTED, AND NOT ON BOTH SIDES OF THE PIN.

SYNC_MASTER=FINO-PC		SYNC_DATE=06/20/2005	
NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	F
	SCALE	SHT	OF
	NONE	143	154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0257	1	USX2006-NU-01 CUSTOM MASK	UE400	CRITICAL	CARD_READER

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
144	IN	USB2	USB2_HUB_1
144	IN	USB2	USB2_HUB_2
144	IN	USB2	USB2_HUB_3
144	IN	USB2	USB2_HUB_4
144	IN	USB2	USB2_HUB_5
144	IN	USB2	USB2_HUB_6
144	IN	USB2	USB2_HUB_7
144	IN	USB2	USB2_HUB_8
144	IN	USB2	USB2_HUB_9
144	IN	USB2	USB2_HUB_10
144	IN	USB2	USB2_HUB_11
144	IN	USB2	USB2_HUB_12
144	IN	USB2	USB2_HUB_13
144	IN	USB2	USB2_HUB_14
144	IN	USB2	USB2_HUB_15
144	IN	USB2	USB2_HUB_16
144	IN	USB2	USB2_HUB_17
144	IN	USB2	USB2_HUB_18
144	IN	USB2	USB2_HUB_19
144	IN	USB2	USB2_HUB_20
144	IN	USB2	USB2_HUB_21
144	IN	USB2	USB2_HUB_22
144	IN	USB2	USB2_HUB_23
144	IN	USB2	USB2_HUB_24
144	IN	USB2	USB2_HUB_25
144	IN	USB2	USB2_HUB_26
144	IN	USB2	USB2_HUB_27
144	IN	USB2	USB2_HUB_28
144	IN	USB2	USB2_HUB_29
144	IN	USB2	USB2_HUB_30
144	IN	USB2	USB2_HUB_31
144	IN	USB2	USB2_HUB_32
144	IN	USB2	USB2_HUB_33
144	IN	USB2	USB2_HUB_34
144	IN	USB2	USB2_HUB_35
144	IN	USB2	USB2_HUB_36
144	IN	USB2	USB2_HUB_37
144	IN	USB2	USB2_HUB_38
144	IN	USB2	USB2_HUB_39
144	IN	USB2	USB2_HUB_40
144	IN	USB2	USB2_HUB_41
144	IN	USB2	USB2_HUB_42
144	IN	USB2	USB2_HUB_43
144	IN	USB2	USB2_HUB_44
144	IN	USB2	USB2_HUB_45
144	IN	USB2	USB2_HUB_46
144	IN	USB2	USB2_HUB_47
144	IN	USB2	USB2_HUB_48
144	IN	USB2	USB2_HUB_49
144	IN	USB2	USB2_HUB_50
144	IN	USB2	USB2_HUB_51
144	IN	USB2	USB2_HUB_52
144	IN	USB2	USB2_HUB_53
144	IN	USB2	USB2_HUB_54
144	IN	USB2	USB2_HUB_55
144	IN	USB2	USB2_HUB_56
144	IN	USB2	USB2_HUB_57
144	IN	USB2	USB2_HUB_58
144	IN	USB2	USB2_HUB_59
144	IN	USB2	USB2_HUB_60
144	IN	USB2	USB2_HUB_61
144	IN	USB2	USB2_HUB_62
144	IN	USB2	USB2_HUB_63
144	IN	USB2	USB2_HUB_64
144	IN	USB2	USB2_HUB_65
144	IN	USB2	USB2_HUB_66
144	IN	USB2	USB2_HUB_67
144	IN	USB2	USB2_HUB_68
144	IN	USB2	USB2_HUB_69
144	IN	USB2	USB2_HUB_70
144	IN	USB2	USB2_HUB_71
144	IN	USB2	USB2_HUB_72
144	IN	USB2	USB2_HUB_73
144	IN	USB2	USB2_HUB_74
144	IN	USB2	USB2_HUB_75
144	IN	USB2	USB2_HUB_76
144	IN	USB2	USB2_HUB_77
144	IN	USB2	USB2_HUB_78
144	IN	USB2	USB2_HUB_79
144	IN	USB2	USB2_HUB_80
144	IN	USB2	USB2_HUB_81
144	IN	USB2	USB2_HUB_82
144	IN	USB2	USB2_HUB_83
144	IN	USB2	USB2_HUB_84
144	IN	USB2	USB2_HUB_85
144	IN	USB2	USB2_HUB_86
144	IN	USB2	USB2_HUB_87
144	IN	USB2	USB2_HUB_88
144	IN	USB2	USB2_HUB_89
144	IN	USB2	USB2_HUB_90
144	IN	USB2	USB2_HUB_91
144	IN	USB2	USB2_HUB_92
144	IN	USB2	USB2_HUB_93
144	IN	USB2	USB2_HUB_94
144	IN	USB2	USB2_HUB_95
144	IN	USB2	USB2_HUB_96
144	IN	USB2	USB2_HUB_97
144	IN	USB2	USB2_HUB_98
144	IN	USB2	USB2_HUB_99
144	IN	USB2	USB2_HUB_100

Flash Media Ctrl

SYNC_MASTER=F10-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

C

B


A

D

C

B

A



IF USING THE CARD READER, MUST CHANGE THESE BOM OPTIONS TO:

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
51250010	1	CONN, MEDIA CARD M23	JE500	CRITICAL	CARD_READER
51250012	1	CONN, MEDIA CARD M33	JE500	CRITICAL	CARD_READER

17_INCH_LCD

20_INCH_LCD

WRITE PROTECT AND CARD DETECT SWITCHES

CARD STATUS	WRITE PROTECT	WRITE ENABLE	CARD DETECT
NOT INSERTED	OPEN	OPEN	OPEN
FULLY INSERTED	OPEN	CLOSE	CLOSE

Flash Connector

SYNC_MASTER=FINO-PC

SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6790

REV.

F

SCALE

NONE

SHT

145

154

D

C

B


A

D

C


B

A



AUDIO: CODEC		
SYNC_MASTER=FINO-SO		SYNC_DATE=10/07/2005
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6790		F
SCALE		SHT	OF	
NONE		147	154	



AUDIO: LINE INPUT AMP

SYNC_MASTER=FIN0-S0 SYNC_DATE=10/07/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	F
SCALE	SHT	OF
NONE	148	154



AUDIO: LINE OUT AMP
SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	F
SCALE		SHT	OF
NONE		150	154



GAIN SETTINGS: +19DB
MODULATION SETTING: LOW EMI
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS

AUDIO: SPEAKER AMP

SYNC_MASTER=FINO-SO

SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	F
SCALE	SHT OF		REV.
	NONE		152 OF 154




	Critical	Part#	Qty	Description	Reference Designator(s)	BOM Option
	Critical	514-0246	1	LINE IN CONNECTOR, 5.5 DEG	JF300	17_INCH_LCD
	Critical	514-0260	1	COMBO OUT CONN, 4.5 DEG	JF303	17_INCH_LCD
	Critical	514-0249	1	LINE IN CONNECTOR, 5.5 DEG	JF300	20_INCH_LCD
	Critical	514-0261	1	COMBO OUT CONN, 4.5 DEG	JF303	20_INCH_LCD

LINE OUT PLUG DETECTS
AUDIO_LO_DET_L = LOW: PLUG INSERTED
AUDIO_LO_DET_L = HIGH: PLUG NOT INSERTED
AUDIO_LO_OPTICAL_PLUG_L = LOW: OPTICAL DIGITAL AUDIO PLUG INSERTED
AUDIO_LO_OPTICAL_PLUG_L = HIGH: ANALOG AUDIO PLUG INSERTED

AUDIO: CONNECTORS
SYNC_MASTER=F10-S0
SYNC_DATE=10/07/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	F
SCALE	NONE	SHT	153 154



4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP

APPLE P/N 353S0733

MICROPHONE IMPEDANCE MATCHING CIRCUIT

UNUSED GPIO TERMINATIONS

AUDIO: POWER SUPPLIES

SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	F
SCALE	SHT OF		
	NONE 154 154		