

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD
DATE

ENG APPD
DATE

03

384363

ENGINEERING RELEASED

06/03/05

?

STD

MARIAS

EVT

PDF

CSA

CONTENTS

SYNC MASTER

DATE

1

1

Table Of Contents

N/A

N/A

2

2

Board Information

N/A

N/A

3

3

System Block Diagram

N/A

N/A

4

4

Power Block Diagram

N/A

N/A

5

5

Revision History

N/A

N/A

6

6

Q16C Pin Swaps

N/A

N/A

7

7

Functional Test Points

N/A

N/A

8

8

I2C Connections

N/A

N/A

9

9

JTAG Connections

N/A

N/A

10

10

Power Synonyms

N/A

N/A

11

11

Signal Synonyms

N/A

N/A

12

12

Power Inputs

N/A

N/A

13

13

Battery Charger

N/A

N/A

14

14

12.8V PBUS/PMU Supplies

N/A

N/A

15

15

5V/3.3V Supplies

N/A

N/A

16

16

1.8V/1.5V Supplies

N/A

N/A

17

17

2.5V Supply

N/A

N/A

18

19

Vesta Power & Misc

N/A

N/A

19

21

I2 Power

N/A

N/A

20

22

I2 Power Supplies

N/A

N/A

21

23

I2 Supplemental

N/A

N/A

22

24

I2 Miscellaneous

N/A

N/A

23

25

PCI Clock Buffer

N/A

N/A

24

26

LEDs/Reset/Debug

N/A

N/A

25

27

Power Management Unit (PMU05)

N/A

N/A

26

29

Power Sequencing

N/A

N/A

27

30

Fan Controller

N/A

N/A

28

31

ALS Support

N/A

N/A

29

32

Sudden Motion Sensor

N/A

N/A

30

33

Q16C Internal I/O I

N/A

N/A

31

34

Q16C Internal I/O II

N/A

N/A

32

35

I2 Processor Interface

N/A

N/A

33

36

A8 MaxBus (CPU0)

MULLET

05/25/2005

34

37

A8 Configuration Straps

MULLET

05/25/2005

35

38

A8 Power (CPU0)

MULLET

05/25/2005

36

39

CPU VCore Supply

N/A

N/A

37

46

CPU AVDD Supply

N/A

N/A

38

47

I2 Memory Interface

N/A

N/A

39

48

Memory Series Termination

N/A

N/A

40

50

DDR2 S0-DIMM Slot A

N/A

N/A

PDF

CSA

CONTENTS

SYNC MASTER

DATE

41

52

DDR2 S0-DIMM Slot B

N/A

N/A

42

55

M11 Frame Buffer Constraints

N/A

N/A

43

56

I2 AGP Interface

N/A

N/A

44

57

GPU (M11) AGP Interface

N/A

N/A

45

58

GPU VCore Supply

N/A

N/A

46

59

GPU (M11) Core Power

N/A

N/A

47

60

GPU (M11) I/O Power

N/A

N/A

48

61

GPU (M11) Frame Buffer I/F

N/A

N/A

49

62

GPU Frame Buffer A

N/A

N/A

50

63

GPU Frame Buffer B

N/A

N/A

51

64

GPU (M11) GPIOs/Straps

N/A

N/A

52

65

GPU (M11) Clocks/Misc

N/A

N/A

53

66

GPU (M11) DVI/DAC Outputs

N/A

N/A

54

67

Lower TMDS Transmitter

N/A

N/A

55

68

Upper TMDS Transmitter

N/A

N/A

56

69

Internal Display Conns

N/A

N/A

57

70

External Display Conns

N/A

N/A

58

71

BootROM

N/A

N/A

59

72

I2 PCI Interface

N/A

N/A

60

73

Q85 Airport/BT Connector

N/A

N/A

61

74

Cardbus

N/A

N/A

62

75

NEC USB2

N/A

N/A

63

81

I2 UATA Interface

N/A

N/A

64

82

HDD/ODD Connectors

N/A

N/A

65

84

I2 Ethernet Interface

N/A

N/A

66

85

Vesta Ethernet PHY

N/A

N/A

67

86

Ethernet Connector

N/A

N/A

68

88

I2 FireWire Interface

N/A

N/A

69

89

Vesta FireWire PHY

N/A

N/A

70

90

FireWire Ports

N/A

N/A

71

91

FireWire Series Term

N/A

N/A

72

92

I2 USB Interface

N/A

N/A

73

93

NEC USB2 Interface

N/A

N/A

74

100

Audio Board Connector

N/A

N/A

75

110

Spacing & Physical Constraints

N/A

N/A

76

111

Spacing & Physical Constraints 2

N/A

N/A

77

112

Cross Reference Page

78

113

Cross Reference Page

79

114

Cross Reference Page

80

115

Cross Reference Page

PART#

QTY

DESCRIPTION

REFERENCE DESIGNATOR(S)

BOM OPTION

051-6929

1

SCHEM,MARIAS-STD,Q16C

SCH1

820-1875

1

PCBF,MARIAS,12L-STD,Q16C

PCB1

826-4393

1

LBL,P/N LABEL,PCB,28MM x 6MM

[EEE:SYT]

Q16C_BTR_VRAM_S

826-4393

1

LBL,P/N LABEL,PCB,28MM x 6MM

[EEE:SYU]

Q16C_BST_VRAM_S

826-4393

1

LBL,P/N LABEL,PCB,28MM x 6MM

[EEE:TMJ]

Q16C_BTR_VRAM_H

826-4393

1

LBL,P/N LABEL,PCB,28MM x 6MM

[EEE:TMK]

Q16C_BST_VRAM_H

8

7

6

5

4

3

2

1

DIMENSIONS ARE IN MILLIMETERS

XX ±

X.XX ±

X.XXX ±

ANGLES ±

DO NOT SCALE DRAWING

THIRD ANGLE PROJECTION

METRIC

DRAFTER

ENG APPD

QA APPD

RELEASE

DESIGN CK

MFG APPD

DESIGNER

SCALE

MATERIAL/FINISH NOTED AS APPLICABLE

SIZE D

Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE

SCHEM,MARIAS-STD,Q16C


DRAWING NUMBER

051-6929

REV.

03

SHT 1 OF 115



System Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



8		7		6		5		4		3		2		1														
D	I2S Series Rs														Lower DVO Series Rs													
	MAKE_BASE=TRUE22I2S0_SB_TO_DEV.DTO_R==RP1150P111==RP1150P8==I2S0_SB_TO_DEV.DTO774MAKE_BASE=TRUE MAKE_BASE=TRUE22I2S0_BITCLK_R==RP1150P211==RP1150P7==I2S0_BITCLK774MAKE_BASE=TRUE MAKE_BASE=TRUE22I2S0_MCLK_R==RP1150P311==RP1150P6==I2S0_MCLK774MAKE_BASE=TRUE MAKE_BASE=TRUE22I2S0_SYNC_R==RP1150P411==RP1150P5==I2S0_SYNC774MAKE_BASE=TRUE MAKE_BASE=TRUE22I2S1_SB_TO_DEV.DTO_R==RP1151P111==RP1151P8==I2S1_SB_TO_DEV.DTO30MAKE_BASE=TRUE MAKE_BASE=TRUE22I2S1_SYNC_R==RP1151P211==RP1151P7==I2S1_SYNC30MAKE_BASE=TRUE MAKE_BASE=TRUE22I2S1_MCLK_R==RP1151P311==RP1151P6==I2S1_MCLK30MAKE_BASE=TRUE MAKE_BASE=TRUE22I2S1_BITCLK_R==RP1151P411==RP1151P5==I2S1_BITCLK30MAKE_BASE=TRUE														MAKE_BASE=TRUE53GPU_DVOD_R<16>==RP6720P154==RP6720P8==GPU_DVOD<16>55MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<4>==RP6720P254==RP6720P7==GPU_DVOD<4>54MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<7>==RP6720P354==RP6720P6==GPU_DVOD<7>54MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<6>==RP6720P454==RP6720P5==GPU_DVOD<6>54MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<11>==RP6721P154==RP6721P8==GPU_DVOD<11>54MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<9>==RP6721P254==RP6721P7==GPU_DVOD<9>54MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<10>==RP6721P354==RP6721P6==GPU_DVOD<10>54MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DV0_HSYNC_R==RP6721P454==RP6721P5==GPU_DV0_HSYNC5455MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<3>==RP6722P154==RP6722P8==GPU_DVOD<3>54MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<5>==RP6722P254==RP6722P7==GPU_DVOD<5>54MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<13>==RP6722P354==RP6722P6==GPU_DVOD<13>55MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<12>==RP6722P454==RP6722P5==GPU_DVOD<12>55MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<2>==RP6723P154==RP6723P8==GPU_DVOD<2>54MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<1>==RP6723P254==RP6723P7==GPU_DVOD<1>54MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<0>==RP6723P354==RP6723P6==GPU_DVOD<0>54MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<14>==RP6723P454==RP6723P5==GPU_DVOD<14>55MAKE_BASE=TRUE													
C	UATA Series Rs														Upper DVO Series Rs													
	MAKE_BASE=TRUE63UATA_DD_R<12>==RP8150P163==RP8150P8==UATA_DD<12>76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_CS0_L_R==RP8150P263==RP8150P7==UATA_CS0_L76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_DD_R<14>==RP8150P363==RP8150P6==UATA_DD<14>76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_DD_R<11>==RP8150P463==RP8150P5==UATA_DD<11>76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_DD_R<7>==RP8151P163==RP8151P8==UATA_DD<7>76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_DD_R<2>==RP8151P263==RP8151P7==UATA_DD<2>76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_DD_R<3>==RP8151P363==RP8151P6==UATA_DD<3>76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_DD_R<15>==RP8151P463==RP8151P5==UATA_DD<15>76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_DD_R<9>==RP8152P163==RP8152P8==UATA_DD<9>76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_DD_R<4>==RP8152P263==RP8152P7==UATA_DD<4>76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_DD_R<6>==RP8152P363==RP8152P6==UATA_DD<6>76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_DD_R<5>==RP8152P463==RP8152P5==UATA_DD<5>76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_DA_R<2>==RP8153P163==RP8153P8==UATA_DA<2>76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_DD_R<8>==RP8153P263==RP8153P7==UATA_DD<8>76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_DD_R<10>==RP8153P363==RP8153P6==UATA_DD<10>76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_DA_R<0>==RP8153P463==RP8153P5==UATA_DA<0>76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_DD_R<13>==RP8154P163==RP8154P8==UATA_DD<13>76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_DD_R<0>==RP8154P263==RP8154P7==UATA_DD<0>76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_DD_R<1>==RP8154P363==RP8154P6==UATA_DD<1>76364MAKE_BASE=TRUE MAKE_BASE=TRUE63UATA_DA_R<1>==RP8154P463==RP8154P5==UATA_DA<1>76364MAKE_BASE=TRUE														MAKE_BASE=TRUE53GPU_DV0_DE_R==RP6821P155==RP6821P8==GPU_DV0_DE5455MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DV0_VSYNC_R==RP6821P255==RP6821P7==GPU_DV0_VSYNC5455MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DV0_CLKP_R==RP6821P355==RP6821P6==GPU_DV0_CLKP5455MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<8>==RP6821P455==RP6821P5==GPU_DVOD<8>54MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<21>==RP6822P155==RP6822P8==GPU_DVOD<21>55MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<19>==RP6822P255==RP6822P7==GPU_DVOD<19>55MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<17>==RP6822P355==RP6822P6==GPU_DVOD<17>55MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<15>==RP6822P455==RP6822P5==GPU_DVOD<15>55MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<20>==RP6823P155==RP6823P8==GPU_DVOD<20>55MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<22>==RP6823P255==RP6823P7==GPU_DVOD<22>55MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<23>==RP6823P355==RP6823P6==GPU_DVOD<23>55MAKE_BASE=TRUE MAKE_BASE=TRUE53GPU_DVOD_R<18>==RP6823P455==RP6823P5==GPU_DVOD<18>55MAKE_BASE=TRUE													
B	MAXBUS Pullups														AGP Pullups													
	MAKE_BASE=TRUE33MAXBUS_TS_L==RP3510P132 MAKE_BASE=TRUE32MAXBUS_CPU1_BG_L==RP3510P232 MAKE_BASE=TRUE33MAXBUS_CPU0_DBG_L==RP3510P332 MAKE_BASE=TRUE32MAXBUS_TBN_I2==RP3510P432 MAKE_BASE=TRUE33MAXBUS_CPU0_BG_L==RP3511P132 MAKE_BASE=TRUE32MAXBUS_CPU1_HIT_L==RP3511P232 MAKE_BASE=TRUE33MAXBUS_CPU0_HIT_L==RP3511P332 MAKE_BASE=TRUE33MAXBUS_CPU0_BR_L==RP3511P432 MAKE_BASE=TRUE32MAXBUS_CPU1_BR_L==RP3512P132 MAKE_BASE=TRUE33MAXBUS_TA_L==RP3512P232 MAKE_BASE=TRUE34MAXBUS_CPU0_INT_L==RP3512P332 MAKE_BASE=TRUE32MAXBUS_CPU1_INT_L==RP3512P432 MAKE_BASE=TRUE33MAXBUS_CPU0_DRDY_L==RP3513P232 MAKE_BASE=TRUE32MAXBUS_CPU1_DRDY_L==RP3513P332 MAKE_BASE=TRUE33MAXBUS_AACK_L==RP3513P432 MAKE_BASE=TRUE33MAXBUS_ARTRY_L==RP3514P132 MAKE_BASE=TRUE32MAXBUS_CPU1_DBG_L==RP3514P232 MAKE_BASE=TRUE33MAXBUS_TEA_L==RP3514P332														MAKE_BASE=TRUE44AGP_TRDY_L==RP5610P143 MAKE_BASE=TRUE44AGP_IRDY_L==RP5610P243 MAKE_BASE=TRUE44AGP_REQ_L==RP5610P343 MAKE_BASE=TRUE44AGP_RBF_L==RP5610P443 MAKE_BASE=TRUE44AGP_FRAME_L==RP5611P143 MAKE_BASE=TRUE44AGP_DEVSEL_L==RP5611P243 MAKE_BASE=TRUE44AGP_STOP_L==RP5611P343 MAKE_BASE=TRUE44AGP_GNT_L==RP5611P443 MAKE_BASE=TRUE11PCI_AIRPORT_GNT_L==RP7250P159 MAKE_BASE=TRUE0001PCI_TRDY_L==RP7250P259 MAKE_BASE=TRUE0001PCI_IRDY_L==RP7250P359 MAKE_BASE=TRUE0001PCI_STOP_L==RP7250P459 MAKE_BASE=TRUE11PCI_CBUS_REQ_L==RP7251P159 MAKE_BASE=TRUE11PCI_AIRPORT_REQ_L==RP7251P259 MAKE_BASE=TRUE11PCI_CBUS_GNT_L==RP7251P359 MAKE_BASE=TRUE0001PCI_FRAME_L==RP7251P459													
A	FW Series Rs														USB Pulldowns													
	MAKE_BASE=TRUE089FW_D_R<7>==RP9100P171==RP9100P8==FW_D<7>969MAKE_BASE=TRUE MAKE_BASE=TRUE089FW_D_R<3>==RP9100P271==RP9100P7==FW_D<3>969MAKE_BASE=TRUE MAKE_BASE=TRUE089FW_D_R<4>==RP9100P371==RP9100P6==FW_D<4>969MAKE_BASE=TRUE MAKE_BASE=TRUE089FW_D_R<2>==RP9100P471==RP9100P5==FW_D<2>969MAKE_BASE=TRUE MAKE_BASE=TRUE089FW_D_R<0>==RP9101P171==RP9101P8==FW_D<0>969MAKE_BASE=TRUE MAKE_BASE=TRUE089FW_D_R<6>==RP9101P271==RP9101P7==FW_D<6>969MAKE_BASE=TRUE MAKE_BASE=TRUE089FW_D_R<1>==RP9101P371==RP9101P6==FW_D<1>969MAKE_BASE=TRUE MAKE_BASE=TRUE089FW_D_R<5>==RP9101P471==RP9101P5==FW_D<5>969MAKE_BASE=TRUE														72==RP9210P8==USB_I2_BT_P11MAKE_BASE=TRUE 72==RP9210P7==USB_I2_BT_N11MAKE_BASE=TRUE 72==RP9210P6==USB2_I2_RIGHT_PORT_N11MAKE_BASE=TRUE 72==RP9210P5==USB2_I2_RIGHT_PORT_P11MAKE_BASE=TRUE 72==RP9211P8==USB2_I2_P<1>72MAKE_BASE=TRUE 72==RP9211P7==USB2_I2_N<1>72MAKE_BASE=TRUE 72==RP9211P6==USB2_I2_N<3>72MAKE_BASE=TRUE 72==RP9211P5==USB2_I2_P<3>72MAKE_BASE=TRUE 72==RP9212P8==USB_I2_TPAD_N11MAKE_BASE=TRUE 72==RP9212P7==USB_I2_TPAD_P11MAKE_BASE=TRUE 72==RP9212P6==USB2_I2_LEFT_PORT_P11MAKE_BASE=TRUE 72==RP9212P5==USB2_I2_LEFT_PORT_N11MAKE_BASE=TRUE 73==RP9300P8==USB2_NEC_LEFT_PORT_P11MAKE_BASE=TRUE 73==RP9300P7==USB2_NEC_LEFT_PORT_N11MAKE_BASE=TRUE 73==RP9300P6==USB2_NEC_RIGHT_PORT_N11MAKE_BASE=TRUE 73==RP9300P5==USB2_NEC_RIGHT_PORT_P11MAKE_BASE=TRUE 73==RP9301P8==USB_NEC_BT_P11MAKE_BASE=TRUE 73==RP9301P7==USB_NEC_BT_N211MAKE_BASE=TRUE 73==RP9301P6==USB_NEC_TPAD_N11MAKE_BASE=TRUE 73==RP9301P5==USB_NEC_TPAD_P11MAKE_BASE=TRUE													
Q16C Pin Swaps														NOTICE OF PROPRIETARY PROPERTY														
SYNC_MASTER=N/A														SYNC_DATE=N/A														
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING														I TO MAINTAIN THE DOCUMENT IN CONFIDENCE														
II NOT TO REPRODUCE OR COPY IT																												
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																												
APPLE COMPUTER INC.														D051-692903														
SCALENONE														SHT6OF115														
8		7		6		5		4		3		2		1														

Enhanced MAC-1 Test Coverage

Functional test points use a P6 pad placed on bottom side.

POWER	PP24V ADAPTER	10	FUNC_TEST=YES	Place 2 TPs @ connector
	PP24V_ALL_PBUS_A	10	FUNC_TEST=YES	
	PP12V8_ALL_PBUSB	10	FUNC_TEST=YES	
	PPVCORE_RUN_GPU	10	FUNC_TEST=YES	
	PPVCORE_RUN_CPU	10	FUNC_TEST=YES	
	PP1V8_PWRON	10	FUNC_TEST=YES	Place within 50 mm of power supply.
	PP2V5_PWRON	10	FUNC_TEST=YES	
	PP5V_PWRON	10	FUNC_TEST=YES	
	PP3V3_PWRON	10	FUNC_TEST=YES	
	PP5V_RUN	10	FUNC_TEST=YES	
	PP3V3_ALL	10	FUNC_TEST=YES	Place 5-10 GND TPs.
	=FTP_GND	7 10	FUNC_TEST=YES	
LVDS	LVDS_U0_P	53 56	FUNC_TEST=YES	Place within 25 mm of LVDS connector.
	LVDS_U0_N	53 56	FUNC_TEST=YES	
	LVDS_U1_P	53 56	FUNC_TEST=YES	
	LVDS_U1_N	53 56	FUNC_TEST=YES	
	LVDS_U2_P	53 56	FUNC_TEST=YES	
	LVDS_U2_N	53 56	FUNC_TEST=YES	
	CLKLVDS_U_P	53 56	FUNC_TEST=YES	
	CLKLVDS_U_N	53 56	FUNC_TEST=YES	
	LVDS_L0_P	53 56	FUNC_TEST=YES	
	LVDS_L0_N	53 56	FUNC_TEST=YES	
	LVDS_L1_P	53 56	FUNC_TEST=YES	
	LVDS_L1_N	53 56	FUNC_TEST=YES	
	LVDS_L2_P	53 56	FUNC_TEST=YES	
	LVDS_L2_N	53 56	FUNC_TEST=YES	
	CLKLVDS_L_P	53 56	FUNC_TEST=YES	
INVERTER	PPBUS_INVERTER	56	FUNC_TEST=YES	Place within 25 mm of inverter connector.
	PP5V_INV_SW	56	FUNC_TEST=YES	
	BRIGHT_PWM	56	FUNC_TEST=YES	
	GND_INVERTER	56	FUNC_TEST=YES	
UATA	=PP5V_RUN_ODD	10 64	FUNC_TEST=YES	Place within 50 mm of ODD/HDD connector.
	=PP5V_RUN_HDD	10 64	FUNC_TEST=YES	
	PP3V3R5V_RUN_HDD_LOGIC	64	FUNC_TEST=YES	
	UATA_DD<15..0>	6 63 64	FUNC_TEST=YES	
	UATA_DMARQ	63 64	FUNC_TEST=YES	
	UATA_DSTROBE	63 64	FUNC_TEST=YES	
	UATA_DMACK_L	63 64	FUNC_TEST=YES	
	UATA_DA<2..0>	6 63 64	FUNC_TEST=YES	
	UATA_CS0_L	6 63 64	FUNC_TEST=YES	
	UATA_CS1_L	63 64	FUNC_TEST=YES	
	UATA_RESET_L	63 64	FUNC_TEST=YES	
	UATA_HSTROBE	63 64	FUNC_TEST=YES	
	UATA_STOP	63 64	FUNC_TEST=YES	
	UATA_INTRQ	63 64	FUNC_TEST=YES	
AUDIO	PP5V_PWRON_AUDIO_PVDD	74	FUNC_TEST=YES	Place within 25 mm of audio connector.
	PP5V_PWRON_AUDIO_AVDD	74	FUNC_TEST=YES	
	PP3V3_PWRON_AUDIO_AVDD	74	FUNC_TEST=YES	
	=PP3V3_RUN_AUDIO	10 74	FUNC_TEST=YES	
	=I2C_AUDIO_SCL	8 74	FUNC_TEST=YES	
	=I2C_AUDIO_SDA	8 74	FUNC_TEST=YES	
	I2S0_MCLK	6 74	FUNC_TEST=YES	
	I2S0_BITCLK	6 74	FUNC_TEST=YES	
	I2S0_SYNC	6 74	FUNC_TEST=YES	
	I2S0_SB_TO_DEV_DT0	6 74	FUNC_TEST=YES	
	I2S0_DEV_TO_SB_DTI	22 74	FUNC_TEST=YES	
	AUDIO_LO_MUTE_L	22 74	FUNC_TEST=YES	
	AUDIO_SPKR_MUTE_L	22 74	FUNC_TEST=YES	
	AUDIO_CODEC_RESET_L	22 74	FUNC_TEST=YES	
	AUDIO_SPDIFRX_RESET_L	22 74	FUNC_TEST=YES	
	AUDIO_LO_DET_L	22 74	FUNC_TEST=YES	
	AUDIO_LI_DET_L	22 74	FUNC_TEST=YES	
	AUDIO_LO_OPTICAL_PLUG_L	22 74	FUNC_TEST=YES	
	AUDIO_LI_OPTICAL_PLUG_L	22 74	FUNC_TEST=YES	
	AUDIO_I2S_DTIB_SEL	22 74	FUNC_TEST=YES	
	AUDIO_EXT_MCLK_SEL	22 74	FUNC_TEST=YES	
	AUDIO_GPIO_11	22 74	FUNC_TEST=YES	
	GND_AUDIO_AGND	74	FUNC_TEST=YES	
	GND_AUDIO_PGND	74	FUNC_TEST=YES	

SYSTEM	PP5V_TPAD_F	30	FUNC_TEST=YES	Place within 25 mm of TPAD connector.
	USB_TPAD_P	11 30	FUNC_TEST=YES	
	USB_TPAD_N	11 30	FUNC_TEST=YES	
	PP3V3_PWRON_DS1775_R	30	FUNC_TEST=YES	
	SYS_OVERTEMP_L	11 25 30	FUNC_TEST=YES	
	PP3V3_ALL_HALL_EFFECT_R	30	FUNC_TEST=YES	
	SYS_LID_OPEN_F	30	FUNC_TEST=YES	
	SYS_POWER_BUTTON_L_F	30	FUNC_TEST=YES	
	=FTP_SLEEP_LED	30	FUNC_TEST=YES	
	SYS_CHARGE_LED_L	24 74	FUNC_TEST=YES	
	SYS_ADAPTER_ANALOG_AC_DET	12 74	FUNC_TEST=YES	
	KBDLED_ANODE	28 30	FUNC_TEST=YES	
	KBDLED_RETURN	28 30	FUNC_TEST=YES	
	=I2C_DS1775_SDA	8 30	FUNC_TEST=YES	
	=I2C_DS1775_SCL	8 30	FUNC_TEST=YES	
CPU FAN	=PP5V_FAN1_PWR	10 31	FUNC_TEST=YES	Place within 25 mm of fan connector.
	FAN1_TACH	27 31	FUNC_TEST=YES	
	FAN1_PWM	27 31	FUNC_TEST=YES	
	=FTP_GND	7 10	FUNC_TEST=YES	
GPU FAN	=PP5V_FAN2_PWR	10 31	FUNC_TEST=YES	Place within 25 mm of fan connector.
	FAN2_TACH	27 31	FUNC_TEST=YES	
	FAN2_PWM	27 31	FUNC_TEST=YES	
	=FTP_GND	7 10	FUNC_TEST=YES	
ALS	=PP3V3_PWRON_LEFT_ALS	10 31	FUNC_TEST=YES	Place within 25 mm of ALS connector.
	ALS_0_OUT	25 31	FUNC_TEST=YES	
	ALS_GAIN_BOOST	25 28 31	FUNC_TEST=YES	
SCCA	SCCA_RXD	22 24	FUNC_TEST=YES	Place within 25 mm of debug connector.
	SCCA_TXD_L	22 24	FUNC_TEST=YES	
BACKUP BATT	=PPVIO_BU_BATT	10 31	FUNC_TEST=YES	Place within 25 mm of battery connector.
	=PPVOUT_BU_BATT	10 31	FUNC_TEST=YES	
RT USB	=PP5V_PWRON_RIGHT_USB	10 31	FUNC_TEST=YES	Place within 25 mm of right USB connector.
	USB2_RIGHT_PORT_P	11 31	FUNC_TEST=YES	
	USB2_RIGHT_PORT_N	11 31	FUNC_TEST=YES	
LT USB	=PP5V_PWRON_LEFT_USB	10 74	FUNC_TEST=YES	Place within 25 mm of left USB connector.
	USB2_LEFT_PORT_P	11 74	FUNC_TEST=YES	
	USB2_LEFT_PORT_N	11 74	FUNC_TEST=YES	

Functional Test Points

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	03
SCALE	SHT	OF
NONE	7	115


D

C


Signal aliases required by this page:
(NONE)

Allows bypassing Governor I2C bus.
Most devices are connected directly to
PMU instead. One ADT7467 connects to NB
I2C bus 1 to resolve address conflict.

B



SIZE D	DRAWING NUMBER 051-6929	REV. 03
SCALE NONE	SHT 8	OF 115



Nets not requiring TPs due to JTAG

MAXBUS	H76	MAXBUS_DATA<63..0>	21 32 33	NO_TEST=YES
	H77	MAXBUS_ADDR<31..0>	32 33	NO_TEST=YES
	H78	MAXBUS_CI_L	32 33	NO_TEST=YES
	H79	MAXBUS_GBL_L	32 33	NO_TEST=YES
	H80	MAXBUS_TBST_L	32 33	NO_TEST=YES
	H81	MAXBUS_TSTZ<2..0>	32 33	NO_TEST=YES
	H82	MAXBUS_TT<4..0>	32 33	NO_TEST=YES
	H83	MAXBUS_WT_L	32 33	NO_TEST=YES
MAXBUS	H84	MAXBUS_DTI<2..0>	32 33	NO_TEST=YES
	H85			

ENET	H86	ENET_MDC	11 65	NO_TEST=YES
	H87	ENET_MDIO	11 65	NO_TEST=YES
	H88	ENET_TXD<7..0>	11	NO_TEST=YES
	H89	ENET_TX_EN	11	NO_TEST=YES
	H90	ENET_TX_ER	11	NO_TEST=YES
	H91	ENET_RXD<7..0>	11 65	NO_TEST=YES
	H92	ENET_RX_DV	11 65	NO_TEST=YES
	H93	ENET_RX_ER	11 65	NO_TEST=YES
FIREWIRE	H94	ENET_COL	11 65	NO_TEST=YES
	H95	ENET_CRS	11 65	NO_TEST=YES
	H96	FW_D_R<7..0>	6 68	NO_TEST=YES
	H97	FW_D<7..0>	6 69	NO_TEST=YES
	H98	FW_CTL_R<1..0>	68 71	NO_TEST=YES
	H99	FW_CTL<1..0>	69 71	NO_TEST=YES
	H100	FW_LPS_R	68 71	NO_TEST=YES
	H101	FW_LPS	69 71	NO_TEST=YES
FIREWIRE	H102	FW_LREQ_R	68 71	NO_TEST=YES
	H103	FW_LREQ	69 71	NO_TEST=YES

JTAG Connections

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	03
SCALE	SHT	OF
NONE	9	115





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S9343	1	RES, 20K, 1%, 1/16W, MF-LF, 402	R1345	Q16C_PARTS
114S9382	1	RES, 48.7K, 1%, 1/16W, MF-LF, 402	R1345	Q41C_PARTS

$$V_{BATT} = CELLS \times (4.096 + (0.4096 \times V_{VCTL} / V_{REFIN}))$$

For 4.15V cells, $V_{CTL} = 0.123 \text{ REF}_{IN}$
For 4.20V cells, $V_{CTL} = 0.245 \text{ REF}_{IN}$

$$I_{CHG} = (0.2048 / R_{62}) \times (V_{ICTL} / V_{REFIN})$$

Battery Charger

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	03
SCALE	NONE	SHT	OF
		13	115



12.8V PBUS/PMU Supplies

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	03
SCALE	SHT	OF
NONE	14	115



1.5V/1.8V SWITCHER



1.8V/1.5V Supplies

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	03
SCALE	SHT		OF
	NONE		16 115



2.5V Supply

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	03
SCALE		SHT	OF
NONE		17	115



Page Notes

Power aliases required by this page:

- =PPVCORE_PWRON_I2
- =PP1V5_PWRON_I2_PLL
- =PP3V3_PWRON_I2_I01
- =PP3V3_PWRON_I2_I02
- =PP3V3_PWRON_I2_AGPPCI
- =PP3V3_PWRON_I2_MAXBUS

NOTE: The four 3.3V rails are meant to be aliased together. They are called out separately for test purposes.

NOTE: When these four rails are not aliased together, make sure there is at least one 10uF cap per rail.

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

3.3V I/O DECOUPLING

(48 Balls on I2)

1 X 10uF (0603)

48 X 1uF (0402)

VCore Bypassing

(25 Balls on I2)

4 X 10uF (0603)

25 X 1uF (0402)

I2 Power

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-6929

03

SCALE


NONE


SHT


21

OF


115









PMU RESET CIRCUIT




SERIAL DEBUG INTERFACE




SLEEP LED



DEBUGGING AIDS



CHARGE LED



LEDs/Reset/Debug

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	03
SCALE		SHT	OF
NONE		26	115

PMU_CLK10M_XIN	25
PMU_CLK10M_XOUT	25
PMU_CLK10M_XOUT_R	25
PMU_CLK32K_XIN	25
PMU_CLK32K_XOUT	25
PMU_CLK32K_XOUT_R	25

Power aliases required by this page:

- =PP3V3_ALL_PMU
- =PP3V3_PWRON_PMU
- =PPVREF_PMU (PMU AVCC or 2.5V reference)

Signal aliases required by this page:

- =I2C_PMU_SCL
- =I2C_PMU_SDA
- =I2C_PMU_SMB_SCL
- =I2C_PMU_SMB_SDA
- =JTAG_BBANGER_TCK
- =JTAG_BBANGER_TDI
- =JTAG_BBANGER_TMS
- =JTAG_BBANGER_TRST_L

NOTE: Boot-banger pins can be aliased to TP_ or NC_ if not implemented.

BOM options provided by this page:

(NONE)



NOTE: TP_PMU_Px_x signals are general-purpose spares. Some pins are reserved for alternate functions. TP_PMU_AN_Px_x signals are general-purpose spares that can also be used as analog inputs.

NOTE: All analog inputs to PMU should have a 100pF capacitor to the PMU AVSS signal (GND_PMU_AVSS). None of those capacitors are provided on this page.

```

=PP3V3 ALL PMU
10 24 25
R2760
10K
PMU_POWER_UP_L
25 26
R2761
10K
1/16W MF-LF 492
5%
SYS_POWER_BUTTON_L
24 25 30 36 37
=PP3V3 PWRON PMU
10
R2765
10K
SYS_PME_L
22 25 62
R2766
100K
1/16W MF-LF 492
5%
SYS_RESET_BUTTON_L
24 25 36
R2767
10K
SYS_OVERTEMP_L
7 11 25 38
R2770
100K
SYS_COLD_RESET_L
25
R2771
100K
SYS_WARM_RESET_L
22 25 62
R2772
100K
1/16W MF-LF 492
5%
PCI_RESET_L
11 25
R2773
100K
NB_SUSPENDREQ_L
22 25
R2774
100K
SYS_SLEEP
25

```

[illegible]

Power Management Unit (PMU05)

SYNC_MASTER=N/A	SYNC_DATE=N/A
-----------------	---------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE D	DRAWING NUMBER 051-6929	REV. 03
SCALE NONE	SHT 27	OF 115



Power Sequencing

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	03
SCALE		SHT	OF
NONE		29	115

D

C

B


A

D


C

B

A



Keyboard LED Driver



ALS Support

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6929

REV.

03

SCALE


NONE

SHT

31


OF

115



NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
L57	THERM	THERM	
L58	THERM	THERM	
L59	THERM	THERM	

MMM_X_AXIS	25	29
MMM_Y_AXIS	25	29
MMM_Z_AXIS	25	29



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0222	1	IC, KIONIX, KXM52-2050, 3AXIS ACCELEROMETER, SMD	U3220	CRITICAL	MMM_ACCEL_KIONIX

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S4733	3	CAP, CER .0047UF, 10%, 25V, X7R, 0402, SMD	C3204, C3205, C3206	MMM_ACCEL_KIONIX

Sudden Motion Sensor

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	03
SCALE	SHT	OF
NONE	32	115





Q16C Internal I/O II

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	03
SCALE		SHT	OF
NONE		34	115



power aliases required by this page:

- =PP1V5R1V8_MAXBUS
- =PP3V3_PWRON_PLLSEL

Signal aliases required by this page:

- =CPU0_JTAG_TDI
- =CPU0_JTAG_TDO
- =CPU0_JTAG_TMS
- =CPU0_JTAG_TCK
- =CPU0_JTAG_TRST_L
- =CPU_HRESET_L (Reset given to all processors)

BOM options provided by this page:

- CPU0_PLL0_0/1
- CPU0_PLL1_0/1
- CPU0_PLL2_0/1
- CPU0_PLL3_0/1
- CPU0_PLL4_0/1
- CPU0_PLL5_0/1

These must be selected to set the CPU core to Maxbus frequency ratio to attain the desired spec


- MAXBUS_1V5 - MAXBUS_1V8

One of these must be selected to set the Maxbus voltage

- * the MAXBUS_1V5 option does not exist for A7PM

- CPU_A7PM - CPU_A8

One of these must be selected to ensure the the above strap is interpreted correctly



34 33 21 10 =PP1V5R1V8_MAXBUS

1 R3720 10K 5% 1/16W MF-LF 2 402 CPU0_PLL0_1

1 R3722 10K 5% 1/16W MF-LF 2 402 CPU0_PLL1_1

1 R3724 10K 5% 1/16W MF-LF 2 402 CPU0_PLL2_1

1 R3726 10K 5% 1/16W MF-LF 2 402 CPU0_PLL3_1

1 R3728 10K 5% 1/16W MF-LF 2 402 CPU0_PLL4_1

1 R3730 10K 5% 1/16W MF-LF 2 402 CPU0_PLL5_1

1 R3721 10K 5% 1/16W MF-LF 2 402 CPU0_PLL0_0

1 R3723 10K 5% 1/16W MF-LF 2 402 CPU0_PLL1_0

1 R3725 10K 5% 1/16W MF-LF 2 402 CPU0_PLL2_0

1 R3727 10K 5% 1/16W MF-LF 2 402 CPU0_PLL3_0

1 R3729 10K 5% 1/16W MF-LF 2 402 CPU0_PLL4_0

1 R3731 10K 5% 1/16W MF-LF 2 402 CPU0_PLL5_0

34 CPU0_PLL_CFG<0>

34 CPU0_PLL_CFG<1>

34 CPU0_PLL_CFG<2>

34 CPU0_PLL_CFG<3>

34 CPU0_PLL_CFG<4>

34 CPU0_PLL_CFG<5>

R3704

34 CPU0_BMODE0_L 2 22 1 =CPU_HRESET_L 11 34

5%
1/10W
MF-LF
402

OVDD	BVSEL0	BVSEL1
1.8V INTERFACE	GND	OVDD
2.5V INTERFACE	OVDD	OVDD
2.5V INTERFACE	CPU_HRESET_L	OVDD
RESERVED (1.5V)	CPU_HRESET_INV	OVDD

The image contains two circuit diagrams illustrating pull-down configurations for MAXBUS signals.

Top Diagram: Shows a signal line labeled `CPU_BVSEL<0>` (pin 34) connected to `MAXBUS_1V5`. The signal line is pulled down to ground through a resistor `R3702` (10k, 1/16W, MF-LF, 482). The signal line is also connected to a pull-up resistor `R3703` (10k, 1/16W, MF-LF, 482) which is connected to `PP1V5R1V8_MAXBUS` (pins 10, 21, 33, 34). A note indicates: "(SPEC request this pull down resistor should be less than 250 ohm)".

Bottom Diagram: Shows a signal line labeled `CPU_BVSEL<1>` (pin 34) connected to `CPU_A8` and `MAXBUS_1V8`. The signal line is pulled down to ground through a resistor `R3706` (1K, 1/16W, MF-LF, 482). The signal line is also connected to a pull-up resistor `R3705` (10K, 1/16W, MF-LF, 482) which is connected to `PP1V5R1V8_MAXBUS` (pins 10, 21, 33, 34).

() Indicates DFS setting supported by A8 only

BOM GROUP	DFS SUPPORT E/2	E/4	PLL BITS 012345	BOM OPTIONS
CPU0_BUSRATIO_1_0X	-	-	001100	CPU0_PLL0_0,CPU0_PLL1_0,CPU0_PLL2_1,CPU0_PLL3_1,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_2_0X	-	-	010000	CPU0_PLL0_0,CPU0_PLL1_1,CPU0_PLL2_0,CPU0_PLL3_0,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_3_0X	-	-	100000	CPU0_PLL0_1,CPU0_PLL1_0,CPU0_PLL2_0,CPU0_PLL3_0,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_4_0X	2.0X	-	101000	CPU0_PLL0_1,CPU0_PLL1_0,CPU0_PLL2_1,CPU0_PLL3_0,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_5_0X	2.5X	-	101100	CPU0_PLL0_1,CPU0_PLL1_0,CPU0_PLL2_1,CPU0_PLL3_1,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_5.5X	(2.75X)	-	100100	CPU0_PLL0_1,CPU0_PLL1_0,CPU0_PLL2_0,CPU0_PLL3_1,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_6_0X	3.0X	-	110100	CPU0_PLL0_1,CPU0_PLL1_1,CPU0_PLL2_0,CPU0_PLL3_1,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_6.5X	(3.25X)	-	010100	CPU0_PLL0_0,CPU0_PLL1_1,CPU0_PLL2_0,CPU0_PLL3_1,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_7_0X	3.5X	-	001000	CPU0_PLL0_0,CPU0_PLL1_0,CPU0_PLL2_1,CPU0_PLL3_0,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_7.5X	(3.75X)	-	000100	CPU0_PLL0_0,CPU0_PLL1_0,CPU0_PLL2_0,CPU0_PLL3_1,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_8_0X	4.0X	2.0X	110000	CPU0_PLL0_1,CPU0_PLL1_1,CPU0_PLL2_0,CPU0_PLL3_0,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_8_5X	(4.25X)	-	011000	CPU0_PLL0_0,CPU0_PLL1_1,CPU0_PLL2_1,CPU0_PLL3_0,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_9_0X	4.5X (2.25X)	-	011110	CPU0_PLL0_0,CPU0_PLL1_1,CPU0_PLL2_1,CPU0_PLL3_1,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_9.5X	(4.75X)	-	011100	CPU0_PLL0_0,CPU0_PLL1_1,CPU0_PLL2_1,CPU0_PLL3_1,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_10_0X	5.0X	2.5X	101010	CPU0_PLL0_1,CPU0_PLL1_0,CPU0_PLL2_1,CPU0_PLL3_0,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_10.5X	(5.25X)	-	100010	CPU0_PLL0_1,CPU0_PLL1_0,CPU0_PLL2_0,CPU0_PLL3_0,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_11_0X	5.5X (2.75X)	-	100110	CPU0_PLL0_1,CPU0_PLL1_0,CPU0_PLL2_0,CPU0_PLL3_1,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_11.5X	(5.75X)	-	000000	CPU0_PLL0_0,CPU0_PLL1_0,CPU0_PLL2_0,CPU0_PLL3_0,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_12_0X	6.0X	3.0X	101110	CPU0_PLL0_1,CPU0_PLL1_0,CPU0_PLL2_1,CPU0_PLL3_1,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_12.5X	(6.25X)	-	111110	CPU0_PLL0_1,CPU0_PLL1_1,CPU0_PLL2_1,CPU0_PLL3_1,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_13_0X	6.5X (3.25X)	-	010110	CPU0_PLL0_0,CPU0_PLL1_1,CPU0_PLL2_0,CPU0_PLL3_1,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_13.5X	(6.75X)	-	111000	CPU0_PLL0_1,CPU0_PLL1_1,CPU0_PLL2_1,CPU0_PLL3_0,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_14_0X	7.0X	3.5X	110010	CPU0_PLL0_1,CPU0_PLL1_1,CPU0_PLL2_0,CPU0_PLL3_0,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_15_0X	7.5X (3.75X)	-	000110	CPU0_PLL0_0,CPU0_PLL1_0,CPU0_PLL2_0,CPU0_PLL3_1,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_16_0X	8.0X	4.0X	110110	CPU0_PLL0_1,CPU0_PLL1_1,CPU0_PLL2_0,CPU0_PLL3_1,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_17_0X	8.5X (4.25X)	-	000010	CPU0_PLL0_0,CPU0_PLL1_0,CPU0_PLL2_0,CPU0_PLL3_0,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_18_0X	9.0X	4.5X	001010	CPU0_PLL0_0,CPU0_PLL1_0,CPU0_PLL2_1,CPU0_PLL3_0,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_20_0X	10.0X	5.0X	001110	CPU0_PLL0_0,CPU0_PLL1_0,CPU0_PLL2_1,CPU0_PLL3_1,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_21_0X	10.5X (5.25X)	-	010010	CPU0_PLL0_0,CPU0_PLL1_1,CPU0_PLL2_0,CPU0_PLL3_0,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_24_0X	12.0X	6.0X	011010	CPU0_PLL0_0,CPU0_PLL1_1,CPU0_PLL2_1,CPU0_PLL3_0,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_28_0X	14.0X	7.0X	111010	CPU0_PLL0_1,CPU0_PLL1_1,CPU0_PLL2_1,CPU0_PLL3_0,CPU0_PLL4_1,CPU0_PLL5_0

34 33 21 10 =PP1V5R1V8 MAXBUS

33 CPU_CHKSTP_OUT_L

34 CPU_LSSD_MODE_L

34 CPU_MCP_L

34 CPU0_DFS2_L

34 CPU0_LVRAM_L

34 CPU0_DFS4_L

34 CPU0_L2TSTCLK

34 CPU_PMON_IN_L

34 CPU0_BMODE1_L

PID<0> SELECT

34 11 =CPU_HRESET_L

34 33 31 10 =PP1V5R1V8 MAXBUS

34 CPU0_SMI_L

34 CPU0_SRESET_L

R3769 10K

R3771 10K

5% 1/16W MF-LF 402

A circuit diagram showing a 1k resistor (R3761) connected between the CPU0_L1TSTCLK signal line and ground. The resistor is labeled with its value (1K), tolerance (5%), power rating (1/16W), and manufacturer code (MF-LF 492).

SYNC_MASTER=MULLET	SYNC_DATE=05/25/2005
--------------------	----------------------

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER
------	----------------

D	051-6929
---	----------

REV.

SCALE	SHT	OF
NONE	37	115




Power aliases required by this page:
- #PPVCORE_CPU0


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

VCORE BULK CAPS
40 X 1 UF (0402)



24 X 10 UF (0603)



A8 Power (CPU0)

SYNC_MASTER=MULLET

SYNC_DATE=05/25/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051 - 6929		03
SCALE		SHT	OF	
NONE		38	115	



ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR
	SPACING	PHYSICAL	
U488	THERM	THERM	
U489	THERM	THERM	

D

D

C

C

B

B

A

A

OUTPUT VOLTAGE

VDAC		D3	D2	D1	D0
D4=0	D4=1				
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
When A/B_ is low (slow): <=1K-ohm -> 0
>=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, V_A = V_B.


GROUND SENSE VOLTAGE DIVIDER
This allows for an offset to the ground sense to adjust the output voltage.
VREF = 2.0V WITH A 0.85 SCALE FACTOR, HENCE VOFFSET = 1.7V * (R1/(R1+R2)) AND VCORE = VDAC + VOFFSET.

NOTE: R310 (R2) NO STUFFED FOR NO OFFSET CASE

ROUTE AS DIFFERENTIAL PAIR

(WITH VCORE OFFSET)
1.67GHZ
1.320V -> 0.990V
(CPU SPEC: 1.280V -> 0.980V)

FMAX CONNECTOR



CPU vCore Supply

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER		REV.
	D	051-6929	03
SCALE		SHT	OF
NONE		39	115



CPU AVDD Supply

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6929		03
SCALE		SHT	OF	
NONE		46	115	





NET_TYPE					
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR		
RAM_CLK_0	RAM_DIEF	RAM_DIEF	RAM_CLK_0_R	RAM_CLKDDR_0_P_R	38 39
RAM_CLK_0	RAM_DIEF	RAM_DIEF	RAM_CLK_0_R	RAM_CLKDDR_0_N_R	38 39
RAM_CLK_1	RAM_DIEF	RAM_DIEF	RAM_CLK_1_R	RAM_CLKDDR_1_P_R	38 39
RAM_CLK_1	RAM_DIEF	RAM_DIEF	RAM_CLK_1_R	RAM_CLKDDR_1_N_R	38 39
RAM_CLK_2	RAM_DIEF	RAM_DIEF	RAM_CLK_2_R	RAM_CLKDDR_2_P_R	38 39
RAM_CLK_2	RAM_DIEF	RAM_DIEF	RAM_CLK_2_R	RAM_CLKDDR_2_N_R	38 39
RAM_CLK_3	RAM_DIEF	RAM_DIEF	RAM_CLK_3_R	RAM_CLKDDR_3_P_R	38 39
RAM_CLK_3	RAM_DIEF	RAM_DIEF	RAM_CLK_3_R	RAM_CLKDDR_3_N_R	38 39
RAM_CKE_0	RAM	RAM		RAM_CKE_R<1..0>	38 39
RAM_CKE_1	RAM	RAM		RAM_CKE_R<3..2>	38 39
RAM_CS_0	RAM	RAM		RAM_CS_L_R<1..0>	38 39
RAM_CS_1	RAM	RAM		RAM_CS_L_R<3..2>	38 39
RAM_ADDR_CTL1	RAM	RAM		RAM_ADDR_R<13..0>	38 39
RAM_ADDR_CTL1	RAM	RAM		RAM_BA_R<2..0>	38 39
RAM_ADDR_CTL1	RAM	RAM		RAM_RAS_L_R	38 39
RAM_ADDR_CTL1	RAM	RAM		RAM_CAS_L_R	38 39
RAM_ADDR_CTL1	RAM	RAM		RAM_WE_L_R	38 39
RAM_ODT0	RAM	RAM		RAM_ODT_R<0>	38 39
RAM_ODT1	RAM	RAM		RAM_ODT_R<1>	38 39
RAM_DQS0	RAM	RAM		RAM_DQS_P_R<0>	38 39
RAM_DQS1	RAM	RAM		RAM_DQS_P_R<1>	38 39
RAM_DQS2	RAM	RAM		RAM_DQS_P_R<2>	38 39
RAM_DQS3	RAM	RAM		RAM_DQS_P_R<3>	38 39
RAM_DQS4	RAM	RAM		RAM_DQS_P_R<4>	38 39
RAM_DQS5	RAM	RAM		RAM_DQS_P_R<5>	38 39
RAM_DQS6	RAM	RAM		RAM_DQS_P_R<6>	38 39
RAM_DQS7	RAM	RAM		RAM_DQS_P_R<7>	38 39
RAM_DQM0	RAM	RAM		RAM_DQM_R<0>	38 39
RAM_DQM1	RAM	RAM		RAM_DQM_R<1>	38 39
RAM_DQM2	RAM	RAM		RAM_DQM_R<2>	38 39
RAM_DQM3	RAM	RAM		RAM_DQM_R<3>	38 39
RAM_DQM4	RAM	RAM		RAM_DQM_R<4>	38 39
RAM_DQM5	RAM	RAM		RAM_DQM_R<5>	38 39
RAM_DQM6	RAM	RAM		RAM_DQM_R<6>	38 39
RAM_DQM7	RAM	RAM		RAM_DQM_R<7>	38 39
RAM_DATA_0	RAM	RAM		RAM_DATA_R<7..0>	38 39
RAM_DATA_1	RAM	RAM		RAM_DATA_R<15..8>	38 39
RAM_DATA_2	RAM	RAM		RAM_DATA_R<23..16>	38 39
RAM_DATA_3	RAM	RAM		RAM_DATA_R<31..24>	38 39
RAM_DATA_4	RAM	RAM		RAM_DATA_R<39..32>	38 39
RAM_DATA_5	RAM	RAM		RAM_DATA_R<47..40>	38 39
RAM_DATA_6	RAM	RAM		RAM_DATA_R<55..48>	38 39
RAM_DATA_7	RAM	RAM		RAM_DATA_R<63..56>	38 39

Power aliases required by this page:
- =PP1V8_PWRON_I2_RAM
- =PP1V8_RAM_I2_VREF

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



I2 Memory Interface

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	03
SCALE	SHT		OF
	47		115

8 7 6 5 4 3 2 1

Main Memory Series Termination

SERIES RESISTORS FOR CONTROL SIGNALS

PINS ARE SWAPPABLE FOR RPAKS RP4800-RP4804

RAM_ADDR R<0> 39 40 41
RAM_ADDR R<1> 39 40 41
RAM_ADDR R<2> 39 40 41
RAM_ADDR R<3> 39 40 41
RAM_ADDR R<4> 39 40 41
RAM_ADDR R<5> 39 40 41
RAM_ADDR R<6> 39 40 41
RAM_ADDR R<7> 39 40 41
RAM_ADDR R<8> 39 40 41
RAM_ADDR R<9> 39 40 41
RAM_ADDR R<10> 39 40 41
RAM_ADDR R<11> 39 40 41
RAM_ADDR R<12> 39 40 41
RAM_ADDR R<13> 39 40 41
RAM_BA R<0> 39 40 41
RAM_BA R<1> 39 40 41
RAM_BA R<2> 39 40 41
RAM_RAS L R 39 40 41
RAM_CAS L R 39 40 41
RAM_WE L R 39 40 41
RAM_ODT R<0> 39 40 41
RAM_ODT R<1> 39 40 41

SERIES RESISTORS FOR CLOCKS

RAM_CLKDDR 0 P R 39 40 41
RAM_CLKDDR 0 N R 39 40 41
RAM_CLKDDR 1 P R 39 40 41
RAM_CLKDDR 1 N R 39 40 41
RAM_CLKDDR 2 P R 39 40 41
RAM_CLKDDR 2 N R 39 40 41
RAM_CLKDDR 3 P R 39 40 41
RAM_CLKDDR 3 N R 39 40 41

SERIES RESISTORS FOR CS / CKE

Do not swap with other RPAKS

RAM_CS L R<0> 39 40 41
RAM_CS L R<2> 39 40 41
RAM_CS L R<1> 39 40 41
RAM_CS L R<3> 39 40 41
RAM_CKE R<0> 39 40 41
RAM_CKE R<2> 39 40 41
RAM_CKE R<1> 39 40 41
RAM_CKE R<3> 39 40 41

SERIES RESISTORS FOR DATA

RAM_DATA R<63..0> 39 40 41
RAM_DQM R<7..0> 39 40 41
RAM_DQS P R<7..0> 39 40 41
RAM_DQS A N<3> 40 41
RAM_DQS B N<3> 41 40
RAM_DQS A N<2> 40 41
RAM_DQS B N<2> 41 40
RAM_DQS B N<5> 41 40
RAM_DQS A N<5> 40 41
RAM_DQS B N<4> 41 40
RAM_DQS A N<4> 40 41
RAM_DQS B N<7> 41 40
RAM_DQS A N<7> 40 41
RAM_DQS B N<6> 41 40
RAM_DQS A N<6> 40 41

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
EE500	RAM DIFF	RAM DIFF	RAM CLK 0
EE500	RAM DIFF	RAM DIFF	RAM CLK 0
EE500	RAM DIFF	RAM DIFF	RAM CLK 1
EE500	RAM DIFF	RAM DIFF	RAM CLK 1
EE500	RAM DIFF	RAM DIFF	RAM CLK 2
EE500	RAM DIFF	RAM DIFF	RAM CLK 2
EE500	RAM DIFF	RAM DIFF	RAM CLK 3
EE500	RAM DIFF	RAM DIFF	RAM CLK 3
EE500	RAM	RAM	RAM CKE<3..0>
EE500	RAM	RAM	RAM CS L<3..0>
EE500	RAM	RAM	RAM ADDR<13..0>
EE500	RAM	RAM	RAM BA<2..0>
EE500	RAM	RAM	RAM RAS L
EE500	RAM	RAM	RAM CAS L
EE500	RAM	RAM	RAM WE L
EE500	RAM	RAM	RAM ODT<1..0>
EE500	RAM	RAM	RAM DQS<7..0>
EE500	RAM	RAM	RAM DQM<7..0>
EE500	RAM	RAM	RAM DATA<63..0>

ECSEs provided by memory controller.

Memory Series Termination

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6929	03
SCALE	SHT	OF
NONE	48	115

8 7 6 5 4 3 2 1

PINS ARE SWAPPABLE FOR RPAKS RP4800-RP4804




Timing diagram for RAM CLKDDR signals. The diagram shows 12 signal traces for RAM CLKDDR 0 P R, RAM CLKDDR 0 N R, RAM CLKDDR 1 P R, RAM CLKDDR 1 N R, RAM CLKDDR 2 P R, RAM CLKDDR 2 N R, RAM CLKDDR 3 P R, and RAM CLKDDR 3 N R. Each trace is a square wave with a period of 22 units. The signals are grouped into four pairs: (0 P R, 0 N R), (1 P R, 1 N R), (2 P R, 2 N R), and (3 P R, 3 N R). Each pair is labeled with a reference number (R4850, R4851, R4855, R4856, R4860, R4861, R4865, R4866) and a timing specification: 5% NF-LF 1/16W 402. The signals are shown as black traces on a white background with a grid.

[illegible]

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		DIFFERENTIAL_PAIR		
		SPACING	PHYSICAL			
1850	ECSETS provided by memory controller.	RAM_DIEF	RAM_DIEF	RAM_CLK_0	RAM_CLKDDR_0_P	39 40
1850		RAM_DIEF	RAM_DIEF	RAM_CLK_0	RAM_CLKDDR_0_N	39 40
1850		RAM_DIEF	RAM_DIEF	RAM_CLK_1	RAM_CLKDDR_1_P	39 40
1850		RAM_DIEF	RAM_DIEF	RAM_CLK_1	RAM_CLKDDR_1_N	39 40
1850		RAM_DIEF	RAM_DIEF	RAM_CLK_2	RAM_CLKDDR_2_P	39 41
1850		RAM_DIEF	RAM_DIEF	RAM_CLK_2	RAM_CLKDDR_2_N	39 41
1850		RAM_DIEF	RAM_DIEF	RAM_CLKD_3	RAM_CLKDDR_3_P	39 41
1200		RAM_DIEF	RAM_DIEF	RAM_CLK_4	RAM_CLKDDR_3_N	39 41
1200		RAM	RAM		RAM_CKE<3..0>	39 40 41
1200		RAM	RAM		RAM_CS_L<3..0>	39 40 41
1200		RAM	RAM		RAM_ADDR<13..0>	39 40 41
1200		RAM	RAM		RAM_BA<2..0>	39 40 41
1200		RAM	RAM		RAM_RAS_L	39 40 41
1200		RAM	RAM		RAM_CAS_L	39 40 41
1200		RAM	RAM		RAM_WE_L	39 40 41
1850		RAM	RAM		RAM_ODT<1..0>	39 40 41
1850	RAM	RAM		RAM_DQS<7..0>	39	
1200	RAM	RAM		RAM_DOM<7..0>	39	
1200	RAM	RAM		RAM_DATA<63..0>	39	

Memory Series Termination	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



SLOT "A"
LOWER SLOT
FACTORY SLOT

DDR2 VREF
ONE 0.1UF PER SLOT

DDR2 BYPASS
SLOT "A"

DDR2 VREF
ADD ONE 0.1UF PER SLOT

DDR2 SO-DIMM Slot A

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051-6929

REV. 03

SCALE NONE

SHT 50

OF 115



SLOT "B"
UPPER SLOT
CUSTOMER SLOT


DDR2 VREF
ONE 0.1UF PER SLOT


DDR2 BYPASS
SLOT "B"

DDR2 SO-DIMM Slot B		
SYNC_MASTER=N/A		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	03
SCALE		SHT	OF
NONE		52	115

<





GPU (M11) AGP Interface

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	03
SCALE	SHT		OF
	NONE		57 115

Power aliases required by this page:

- =PPVIN_LTC1778_GPU
- =PP5V_PWRON_LTC1778_GPU_EXTVCC
- =PPVCORE_GPU_REG

Signal aliases required by this page:

- =GPUVCORE_PGOOD - Active high Power Good signal for power sequencing

BOM options provided by this page:

- GPU_PWRPLAY

NOTE: Implements "Power Miser" feature for ATI GPUs

[illegible]

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-6929	REV. 03
SCALE NONE	SHT 58	OF 115



Page Notes

Power aliases required by this page:
- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

GPU (M11) Core Power

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	03
SCALE	SHT	OF
NONE	59	115



Page Notes

Power aliases required by this page:

- =PP1V8R2V5_GPU_FB_VIO
- =PP1V8_GPU_PANEL_IO
- =PP3V3_GPU_VDDR3
- =PP1V8_GPU_LVDS_PLL
- =PP1V5_GPU_DVO
- =PP2V5_GPU_LVDS_IO
- =PP1V8_GPU_DVO
- =PP2V5_GPU_LVDS_IO
- =PP1V5R3V3_DVO_VREF
- =PP1V5_AGP

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- DVO_1V5
- GPU_LVDDR_2V5
- DVO_1V8
- GPU_LVDDR_2V8

NOTE: Implements a low-swing DVO bus only

MEMORY I/O - 1.8V/2.5V

DVO I/O (EXT.TMDS) - 1.5V/1.8V

AGP 4X I/O - 1.5V

LVDS PLL - 1.8V

LVDS I/O - 1.8V

ALSO TXVDDR

LVDS I/O - 2.5V/2.8V

GPU (M11) I/O Power

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	03
SCALE	SHT	OF
NONE	60	115

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:

- =PP1V8R2V5_GPU_FB_VIO
- =PP1V8_GPU_MEMVMODE

Signal aliases required by this page:

(NONE)

BOM options provided by this page:


- GPU_MEMIO_1V8
- GPU_MEMIO_2V5

D


C

B

A



GPU Frame Buffer Series Term



D

C

B

A

GPU (M11) Frame Buffer I/F

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6929

REV.

03

SCALE

NONE

SHT

61

OF

115

Power aliases required by this page:
- =PP1V8_FB_VDD
- =PP1V8_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
ECSSETS provided by GPU	RAM_DTEE	RAM_DTEE	FB_A_CLK_0	FB_A_CLKDDR_0_P 48 49
	RAM_DTEE	RAM_DTEE	FB_A_CLK_0	FB_A_CLKDDR_0_N 48 49
	RAM_DTEE	RAM_DTEE	FB_A_CLK_1	FB_A_CLKDDR_1_P 48 49
	RAM_DTEE	RAM_DTEE	FB_A_CLK_1	FB_A_CLKDDR_1_N 48 49
	RAM	RAM		FB_A_CKE 48 49
	RAM	RAM		FB_A_CS_L 48 49
	RAM	RAM		FB_A_ADDR<11..0> 48 49
	RAM	RAM		FB_A_BA<1..0> 48 49
	RAM	RAM		FB_A_RAS_L 48 49
	RAM	RAM		FB_A_CAS_L 48 49
ECSSETS provided by GPU	RAM	RAM		FB_A_WE_L 48 49
	RAM	RAM		FB_A_DQS<7..0> 48 49
	RAM	RAM		FB_A_DQM<7..0> 48 49
	RAM	RAM		FB_A_DQ<63..0> 48 49

GPU Frame Buffer A

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	03
SCALE	SHT	OF
NONE	62	115

Power aliases required by this page:
- =PP1V8_FB_VDD
- =PP1V8_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
I240	RAM_DTEE	RAM_DTEE	FB_B_CLK_0	FB_B_CLKDDR_0_P 48 50
				FB_B_CLKDDR_0_N 48 50
I241	RAM_DTEE	RAM_DTEE	FB_B_CLK_1	FB_B_CLKDDR_1_P 48 50
				FB_B_CLKDDR_1_N 48 50
I242	RAM	RAM		FB_B_CKE 48 50
I243	RAM	RAM		FB_B_CS_L 48 50
I244	RAM	RAM		FB_B_BA<11..0> 48 50
I245	RAM	RAM		FB_B_RAS_L 48 50
I246	RAM	RAM		FB_B_CAS_L 48 50
I247	RAM	RAM		FB_B_WE_L 48 50
I248	RAM	RAM		FB_B_DQS<7..0> 48 50
I249	RAM	RAM		FB_B_DQM<7..0> 48 50
I250	RAM	RAM		FB_B_DQ<63..0> 48 50

GPU Frame Buffer B

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	03
SCALE	SHT	OF
NONE	63	115



8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:

- =PP3V3_GPU_CLOCKS
- =PP3V3_GPU_PWRSEQ
- =PPVIN_GPU_LVDDR_LDO
- =PP2V5_GPU_PWRSEQ
- =PP2V5_GPU_LVDDR_LDO
- =PP1V8_GPU_PWRSEQ
- =PP1V5_GPU_PWRSEQ


Signal aliases required by this page:
(NONE)

BOM options provided by this page:

- GPU_SS
- GPU_LVDDR_2V8


NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
U50	ATI_CLK27M	CLOCK	CLOCK
U54	ATI_CLK27M	CLOCK	CLOCK
U55	ATI_CLK27M	CLOCK	CLOCK
U51	ATI_CLK27M_SS	CLOCK	CLOCK
U52	ATI_CLK27M	CLOCK	CLOCK

27M OSC




SPREAD SPECTRUM SUPPORT


S0=1;S1=M => -1.5% DOWN-SPREAD



M11 Power Shutdown Sequencing



LVDDR 2.8V LDO



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35350647	35351140	GPU_LVDDR_2V8	U6530	2.82V instead of 2.77V

GPU (M11) Clocks/Misc

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	03
SCALE	SHT	OF
NONE	65	115

[illegible][illegible][illegible][illegible]

Page Notes

Power aliases required by this page:

- =PP3V3_RUN_SI

Signal aliases required by this page:

- =SI_I2C_CLK - =SI_TMDS_RESET_L
- =SI_I2C_DATA - =RP68xxPy (pinswappable series R)

BOM options provided by this page:

- TMDS_DUAL

Net Spacing Type: TMDS

Net Physical Type: TMDS


NOTE: Target differential impedance for
TMDS data pairs is 100 ohms.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR
	SPACING	PHYSICAL	
GPU_DV0_UPPER	DV0	DV0	GPU_DV0D<12..19>
GPU_DV0D20	DV0	DV0	GPU_DV0D<20>
GPU_DV0_UPPER	DV0	DV0	GPU_DV0D<21..23>
PROVIDED BY LOWER TXMR			GPU_DV0_VSYNC
PROVIDED BY LOWER TXMR			GPU_DV0_DE
PROVIDED BY LOWER TXMR			GPU_DV0_CLKP
TMDS_DATA	TMDS	TMDS	SI_TMDS_D3
TMDS_DATA	TMDS	TMDS	SI_TMDS_D3
TMDS_DATA	TMDS	TMDS	SI_TMDS_D4
TMDS_DATA	TMDS	TMDS	SI_TMDS_D4
TMDS_DATA	TMDS	TMDS	SI_TMDS_D5
TMDS_DATA	TMDS	TMDS	SI_TMDS_D5
TMDS_D3	TMDS	TMDS	TMDS_D3
TMDS_D3	TMDS	TMDS	TMDS_D3
TMDS_D4	TMDS	TMDS	TMDS_D4
TMDS_D4	TMDS	TMDS	TMDS_D4
TMDS_D5	TMDS	TMDS	TMDS_D5
TMDS_D5	TMDS	TMDS	TMDS_D5



Upper DVO series termination

Place close to GPU


One for each of: GPU_DV0D<12..23>




VOLTAGE=3.3V
MIN_NECK_WIDTH=0.2 mm
MIN_LINE_WIDTH=0.38 mm
PP3V3_SI_S_PVCC



Upper Channel Series Termination



Upper Channel Common-mode Termination



Upper TMDS Transmitter

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	03
SCALE	SHT	OF
NONE	68	115



D

C

B

A


D

C

B


A

Power aliases required by this page: - =PP3V3_PCI_ROM
Signal aliases required by this page: - =ROM_PWD_L
BOM options provided by this page: (NONE)
NOTE: This page does not specify a BootROM part number. Must use a TABLE_X_ITEM symbol to declare U7100 part number.



BootROM	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6929		03
	SCALE	SHT OF		
	NONE	71		115



Page Notes

Power aliases required by this page:
- =PP3V3_PCI

Signal aliases required by this page:
- =I2_PCI_FBCLK_IN - PCI feedback clock input. Length should match that of longest clock from I2 to PCI device.

BOM options provided by this page:
(NONE)

I2 PCI Interface

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051 - 6929

REV. 03

SCALE NONE

SHT 72

OF 115



NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
FEED	CLOCK	CLOCK	

=PCI_CLK33M_AIRPORT_11 60

Page Notes

Power aliases required by this page:
- =PP3V3_PCI (802.11g Power)
- =PP3V3_PWRON_BT (Bluetooth Power)

Signal aliases required by this page:
- =PCI_CLK33M_AIRPORT (33MHz PCI clock)
- =PCI_AIRPORT_RESET_L (PCI Reset)
- =USB_BT_P (Bluetooth USB D+)
- =USB_BT_N (Bluetooth USB D-)

BOM options provided by this page:
(NONE)

PCI Devices implemented on this page:
AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.

Q85 Connector
Q16C/516S0361/F-ST-SM
Q41C/516S0352/M-ST-SM-LF

Q85 Airport/BT Connector

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	03
SCALE	SHT	OF
NONE	73	115




NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
E150	CLOCK	CLOCK	

=PCI_CLK33M_CBUS 11 61

MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!

PC CARD/CARDBUS CONNECTOR



Cardbus

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	03
SCALE	SHT OF		
	NONE 74 115		

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
16	CLOCK	CLOCK	

Page Notes

```
Power aliases required by this page:
- =PPVIO_PCI (to 3.3V or 5V)
- =PP3V3_PCI_USB2 (D3cold rail)
```


Signal aliases required by this page:

- =PCI_CLK33M_USB2
- =PCI_USB2_REQ_L
- =PCI_USB2_GNT_L
- =PCI_USB2_INT_L
- =PCI_USB2_IDSEL
- =PCI_USB2_RESET_L

BOM options provided by this page:
- USB2_NEC

PCI Devices implemented on this page:
AD27 (Slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports D3cold.



NEC USB2	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6929		03
	SCALE	SHT	OF	
	NONE	75	115	

8 7 6 5 4 3 2 1

UATA100 SERIES TERMINATION
PLACE CLOSE TO I2

One resistor for each of:
- UATA_DD<15..0>(_R)
- UATA_DA<2..0>(_R)
- UATA_CS0_L(_R)
- UATA_CS1FX_L

Page Notes
Power aliases required by this page:
(NONE)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



I2 UATA Interface
SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE DRAWING NUMBER REV.
D 051-6929 03
SCALE NONE SHT 81 OF 115

APPLE COMPUTER INC.

8 7 6 5 4 3 2 1




ATA Connectors Q16C/516S0357/M-ST-SM2-LF Q41C/516S0335/M-ST-SM1-LF

HDD/ODD Connectors			
SYNC_MASTER=N/A		SYNC_DATE=N/A	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE		DRAWING NUMBER	REV.
D		051-6929	03
SCALE		SHT	OF
NONE		82	115



APPLE COMPUTER INC.



NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
ENET_RX_CLK25M	CLOCK	CLOCK	
ENET_RX_CLK125M	CLOCK	CLOCK	
ENET_GBE_REF	CLOCK	CLOCK	
ENET_TX_CLK	CLOCK	CLOCK	
ENET_RXD3_0	ENET	ENET	
ENET_RXD7_4	ENET	ENET	
ENET_RX_DV	ENET	ENET	
ENET_RX_CTL	ENET	ENET	
ENET_TXD3_0	ENET	ENET	
ENET_TXD7_4	ENET	ENET	
ENET_TX_EN	ENET	ENET	
ENET_TX_ER	ENET	ENET	
ENET_COL	ENET	ENET	
ENET_RX_CTL	ENET	ENET	
ENET_MDC	ENET	ENET	
ENET_MDIO	ENET	ENET	

Page Notes

Power aliases required by this page:
- =PP2V5R3V3_PWRON_I2_ENET

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

NOTE: This page does not provide any series termination. Any termination, including clock signals, should be provided by the PHY page or a non-shared schematic page.

NOTE: All I2 GPIOs should have a pull-up or pull-down resistor. This page does not provide a resistor for GPIO 16. It must be provided by the PHY page or a non-shared schematic page.

NOTE: ENET_RX_DV has a hold spec violation on I2. May want to lengthen net by ~250ps. Net has a unique ECSet name to allow this.

I2 Ethernet Interface

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6929

REV.

03

SCALE


NONE

SHT

84

OF

115



NET_TYPE					
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR		
(PROVIDED BY LINK PAGE)	CLOCK	CLOCK		ENET_CLK125M_GBE_REF_R	66
(PROVIDED BY LINK PAGE)	CLOCK	CLOCK		ENET_CLK125M_RX_R	66
(PROVIDED BY LINK PAGE)	CLOCK	CLOCK		ENET_CLK25M_TX_R	66
ENETCONN	ENETCONN	ENETCONN	ENETCONN_0	ENETCONN_0_P	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_0	ENETCONN_0_N	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_1	ENETCONN_1_P	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_1	ENETCONN_1_N	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_2	ENETCONN_2_P	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_2	ENETCONN_2_N	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_3	ENETCONN_3_P	66 67
ENETCONN	ENETCONN	ENETCONN	ENETCONN_3	ENETCONN_3_N	66 67
VESTA_CLK25M_XTAL	XTAL	XTAL		VESTA_CLK25M_XTALI	66
	XTAL	XTAL		VESTA_CLK25M_XTALO	66
	XTAL	XTAL		VESTA_CLK25M_XTALO_R	66

Page Notes

Power aliases required by this page:

- =PP2V5_ENETFW
- =PP1V2_ENETFW

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)


Net Spacing Type: ENET_MDI

Line To Line: 0.38 mms
Length Tolerance: 50 mils
Primary Max Sep: 5 mils
Secondary Max Sep: 100 mils
Secondary Length: 500 mils

NOTE: Target differential impedance for ENET data pairs is 100 ohms.

Vesta Ethernet LowPwr

Disables Vesta Ethernet Circuit



Circuit ensures Vesta LOWPWR signal is low when Vesta RESET* is asserted, and allows LOWPWR to assert when ethernet link is unpowered.

Vesta Config Straps:

PHYA<4..0> - PHY Address Select (Internal Pull-downs)	MANMS - Manual Master/Slave Configuration Select Sets manual master/slave configuration enable bit (Internal Pull-down)
EN_10B - TBI Interface Select 1 - TBI/RTBI Mode 0 - GMII/RGMII Mode (Internal Pull-down)	HUB - Repeater Select Sets Hub/DTE bit and master/slave configuration value bit (Internal Pull-down)
RGMIIEN - RGMII Enable 1 - RGMII/RTBI Mode 0 - GMII/TBI Mode (Internal Pull-down)	ER - Edge Rate Select 1 - Rise time approx. 5 ns 0 - Rise time approx. 4 ns (Internal Pull-down)
FDX - Full-Duplex Select Sets manual duplex mode bit (Internal Pull-up)	AN_EN - Auto-Negotiation Select 1 - Auto-negotiation enabled 0 - Auto-negotiation disabled (Internal Pull-up)
F1000 - Speed Select See table below (Internal Pull-up)	TXC_RXC_DELAY 1 - If RGMII Mode enabled, RXC clock and GTXCLK are delayed by 1.9 ns 0 - No clock delay (Internal Pull-down)
SPD0 - Speed Select See table below (Internal Pull-down)	

AN_EN	F1000	SPD0	Description
0	0	0	Force 10BASE-T
0	0	1	Force 100BASE-TX
0	1	X	Force 1000BASE-T (test use only)
1	0	0	Auto-negotiate advertise 10BASE-T
1	0	1	Auto-negotiate advertise 10/100BASE-TX
1	1	0	Auto-negotiate advertise 10/100/1000BASE-T
1	1	1	Auto-negotiate advertise 1000BASE-T

Place close to link

TXD[0]	TXD[0]
TXD[1]	TXD[1]
TXD[2]	TXD[2]
TXD[3]	TXD[3]
TXD[4]	TXD[4]
TXD[5]	TXD[5]
TXD[6]	TXD[6]
TXD[7]	TXD[7]

TX_EN	TX_EN
TX_ER	TX_ER
MDC	MDC
MDIO	MDIO


VESTA_ENET_LOW_PWR

PHYA[0]	PHYA[0]
PHYA[1]	PHYA[1]
PHYA[2]	PHYA[2]
PHYA[3]	PHYA[3]
PHYA[4]	PHYA[4]

EN_10B	EN_10B
RGMIIEN	RGMIIEN
FDX	FDX
F1000	F1000
SPD0	SPD0
MANMS	MANMS
HUB	HUB
ER	ER

TEST[0]	TEST[0]
TEST[1]	TEST[1]
TVCO	TVCO

Put crystal circuit close to PHY



CRYSTAL LOAD CAPACITANCE IS 20PF

Place close to link

OMIT
U8500
BCM5462
FPGA-2000
2 OF 3

RXD[0]	RXD[0]
RXD[1]	RXD[1]
RXD[2]	RXD[2]
RXD[3]	RXD[3]
RXD[4]	RXD[4]
RXD[5]	RXD[5]
RXD[6]	RXD[6]
RXD[7]	RXD[7]

RX_DV	RX_DV
RX_ER	RX_ER
COL	COL
CRS	CRS

RBC0	NC?	TP_VESTA_RBC0
RBC1	NC?	TP_VESTA_RBC1


TRD[0]	TRD[0]
TRD[1]	TRD[1]
TRD[2]	TRD[2]
TRD[3]	TRD[3]

INTR*/ENERGYDET	=VESTA_ENERGYDET
SLAVE*/AN_EN	TP_VESTA_AN_EN
QUALITY*/TXC_RXC_DELAY	TP_VESTA_TXC_RXC_DELAY
LINK1*	TP_VESTA_LINKSPD1_L
LINK2*	TP_VESTA_LINKSPD2_L
FDXLED*	TP_VESTA_FDXLED_L
XMTLED*	TP_VESTA_XMTLED_L
ACTLED*	TP_VESTA_ACTLED_L

RDAC1	RDAC1
-------	-------




Place close to PHY



I2BORG SPECIFIC

Not convention-compliant,
'=VESTA_' should be
replaced with 'ENET_'
(6 nets)



Vesta Ethernet PHY

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	03
SCALE	SHT	OF
NONE	85	115



Ethernet Connector

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	03
SCALE		SHT	OF
NONE		86	115



8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

I2 FireWire Interface

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6929

REV.

03

SCALE


NONE

SHT

88

OF

115



ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
PROVIDED	FW	FW	FW_PORT1_TPA_FL	FW_PORT1_TPA_P_FL 70
	FW	FW	FW_PORT1_TPA_N_FL	FW_PORT1_TPA_N_FL 70
BY	FW	FW	FW_PORT1_TPB_FL	FW_PORT1_TPB_P_FL 70
	FW	FW	FW_PORT1_TPB_N_FL	FW_PORT1_TPB_N_FL 70
PHY	FW	FW	FW_PORT2_TPA_FL	FW_PORT2_TPA_P_FL 70
	FW	FW	FW_PORT2_TPA_N_FL	FW_PORT2_TPA_N_FL 70
PAGE	FW	FW	FW_PORT2_TPB_FL	FW_PORT2_TPB_P_FL 70
	FW	FW	FW_PORT2_TPB_N_FL	FW_PORT2_TPB_N_FL 70

Page Notes

Power aliases required by this page:

- _PPFW_PORT1
- _PPFW_PORT2
- _PPFW_PORT3
- _PP3V3_FW
- _GND_CHASSIS_FW_PORT1
- _GND_CHASSIS_FW_PORT2
- _GND_CHASSIS_FW_PORT3

Signal aliases required by this page:

(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:


(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB Xnets.


1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

Termination


Place close to FireWire PHY




3rd TPA/TPB pair unused




ESD Rail



"Snapback" & "Late VG" Protection



Cable Power




AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)


BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b V1.33

Cable Power



PORT 2 1394A

CRITICAL
J9020
1394A
F-RT-TH-LF



FireWire Ports

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT



III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	03
SCALE	SHT	OF
NONE	90	115

DRAWING
TITLE=PLASMA
ABBREV=DRAWING
LAST_MODIFIED=Fri Jun 3 15:29:50 2005



FireWire Series Term

SYNC_MASTER=N/A	SYNC_DATE=N/A
-----------------	---------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-6929	REV. 03
SCALE NONE	SHT 91	OF 115



ELECTRICAL_CONSTRAINT_SET		NET_TYPE		DIFFERENTIAL_PAIR	
SPACING	PHYSICAL				
ELECTRICAL_CONSTRAINT_SET PROVIDED BY I2 PAGES	USB2	USB2	USB2_NEC_0	USB2_NEC_P<0>	11 73
	USB2	USB2	USB2_NEC_0	USB2_NEC_N<0>	11 73
	USB2	USB2	USB2_NEC_1	USB2_NEC_P<1>	11 73
	USB2	USB2	USB2_NEC_1	USB2_NEC_N<1>	11 73
	USB2	USB2	USB2_NEC_2	USB2_NEC_P<2>	11 73
	USB2	USB2	USB2_NEC_2	USB2_NEC_N<2>	11 73
	USB2	USB2	USB2_NEC_3	USB2_NEC_P<3>	11 73
	USB2	USB2	USB2_NEC_3	USB2_NEC_N<3>	11 73
USB2_NEC_XTAL	XTAL	XTAL	NEC_CLK30M_XT1		73
	XTAL	XTAL	NEC_CLK30M_XT2		73
	XTAL	XTAL	NEC_CLK30M_XT2_R		73

Page Notes

Power aliases required by this page:
- =PP3V3_PWRON_USB2

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
USB2_NEC


Net Spacing Type: USB2

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
19750987	1	XTAL, CER, 30.0000MHZ, LW PROF, BX4.5MM, SMD	Y9345	CRITICAL	USB2_NEC

NEC USB2 Interface		
SYNC_MASTER=N/A		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	03
SCALE		SHT	OF
NONE		93	115



Audio Board Connector

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	03
SCALE	SHT	OF
NONE	100	115

[illegible]

		8		7		6		5		4		3		2		1	
D	C																
B	A																
		8		7		6		5		4		3		2		1	

TABLE_SPACING_RULE																	
TABLE_SPACING_RULE	DVO	151	*	0.15 MM	=STANDARD			=STANDARD						=STANDARD			
TABLE_PHYSICAL_RULE	DVO																
TABLE_PHYSICAL_RULE	DVO	*		=STANDARD		=50_OHM_SE		=50_OHM_SE						=50_OHM_SE			
TABLE_SPACING_RULE																	
TABLE_SPACING_RULE	TV	151	*		=75_OHM_SE			=75_OHM_SE						=75_OHM_SE			
TABLE_SPACING_RULE	TV_CONN	151	*		=TV			=TV						=TV			
TABLE_PHYSICAL_RULE																	
TABLE_PHYSICAL_RULE	TV																
TABLE_PHYSICAL_RULE	TV_CONN	*		=75_OHM_SE		=75_OHM_SE		=75_OHM_SE						=75_OHM_SE			
TABLE_PHYSICAL_RULE	TV_CONN	*		=TV		=TV		=TV						=TV			
TABLE_SPACING_RULE																	
TABLE_SPACING_RULE	VGA	151	*		=75_OHM_SE			=75_OHM_SE						=75_OHM_SE			
TABLE_SPACING_RULE	VGA_CONN	151	*		=VGA			=VGA						=VGA			
TABLE_PHYSICAL_RULE																	
TABLE_PHYSICAL_RULE	VGA	*		=75_OHM_SE		=75_OHM_SE		=75_OHM_SE						=75_OHM_SE			
TABLE_PHYSICAL_RULE	VGA_CONN	*		=VGA		=VGA		=VGA						=VGA			
TABLE_SPACING_RULE																	
TABLE_SPACING_RULE	LVDS	151	*					=100_OHM_DIFF		=100_OHM_DIFF				=100_OHM_DIFF			
TABLE_PHYSICAL_RULE																	
TABLE_PHYSICAL_RULE	LVDS	*		=100_OHM_DIFF		=100_OHM_DIFF		=100_OHM_DIFF						=100_OHM_DIFF			
TABLE_SPACING_RULE																	
TABLE_SPACING_RULE	TMDS	251	*	0.25 MM				=100_OHM_DIFF		=100_OHM_DIFF				=100_OHM_DIFF			
TABLE_SPACING_RULE	TMDS_CONN	=TMDS	*		=TMDS			=TMDS						=TMDS			
TABLE_PHYSICAL_RULE																	
TABLE_PHYSICAL_RULE	TMDS	*		=100_OHM_DIFF		=100_OHM_DIFF		=100_OHM_DIFF						=100_OHM_DIFF			
TABLE_PHYSICAL_RULE	TMDS_CONN	*		=TMDS		=TMDS		=TMDS						=TMDS			
TABLE_SPACING_RULE																	
TABLE_SPACING_RULE	THERM	251	*	0.25 MM				=100_OHM_DIFF		=100_OHM_DIFF				=100_OHM_DIFF			
TABLE_PHYSICAL_RULE																	
TABLE_PHYSICAL_RULE	THERM	*		Y		0.25 MM		=100_OHM_DIFF						=100_OHM_DIFF			

DVO

S-VIDEO

VGA

LVDS

TMDS

THERM

Spacing & Physical Constraints 2

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6929

REV.

03

SCALE

NONE

SHT

111

OF

115

[illegible]

