

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

Mullet

M1 MLB
Pansy Build - 08/10/2005

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
03		394758	ENGINEERING RELEASED	08/10/05	

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	N/A	N/A
3	3	Power Block Diagram	N/A	N/A
4	4	BOM Configuration	N/A	N/A
5	5	Functional / ICT Test	N/A	N/A
6	6	Signal Aliases	N/A	N/A
7	7	CPU 1 OF 2-FSB	M42	07/26/2005
8	8	CPU 2 OF 2-PWR/GND	M42	07/26/2005
9	9	CPU Decoupling & VID	(MASTER)	(MASTER)
10	10	CPU MISC1-TEMP SENSOR	M42	08/04/2005
11	11	CPU ITP700FLEX DEBUG	M42	07/26/2005
12	12	NB CPU Interface	(MASTER)	(MASTER)
13	13	NB PEG / Video Interfaces	(MASTER)	(MASTER)
14	14	NB Misc Interfaces	(MASTER)	(MASTER)
15	15	NB DDR2 Interfaces	(MASTER)	(MASTER)
16	16	NB Power 1	(MASTER)	(MASTER)
17	17	NB Power 2	(MASTER)	(MASTER)
18	18	NB Grounds	(MASTER)	(MASTER)
19	19	NB (GM) Decoupling	(MASTER)	(MASTER)
20	20	NB Config Straps	(MASTER)	(MASTER)
21	21		M38	07/26/2005
22	22		M38	07/26/2005
23	23		M38	07/29/2005
24	24		M38	07/26/2005
25	25		M38	08/04/2005
26	26	SB Misc	(MASTER)	(MASTER)
27	27	M1 SMBus Connections	(MASTER)	(MASTER)
28	28	DDR2 SO-DIMM Connector A	(MASTER)	(MASTER)
29	29	DDR2 SO-DIMM Connector B	(MASTER)	(MASTER)
30	30	Memory Active Termination	(MASTER)	(MASTER)
31	31	Memory Vtt Supply	(MASTER)	(MASTER)
32	32	DDR2 VRef	(MASTER)	(MASTER)
33	33	CLOCKS	M42	08/04/2005
34	34	Clock Termination	(MASTER)	(MASTER)
35	37	Mobile Clocking	(MASTER)	(MASTER)
36	38	PATA Connector	(MASTER)	(MASTER)
37	41	ETHERNET CONTROLLER	M42	08/04/2005
38	42	Ethernet Connector	(MASTER)	(MASTER)
39	44	FIREWIRE CONTROLLER	M42	07/26/2005
40	45	FireWire Port Power	(MASTER)	(MASTER)


Page	(.csa)	Contents	Sync	Date
41	46	FireWire Ports	(MASTER)	(MASTER)
42	49	Internal USB Connections	(MASTER)	(MASTER)
43	52	External USB Connector	(MASTER)	(MASTER)
44	55	Left I/O Board Connector	(MASTER)	(MASTER)
45	57	PCI-E Connections	(MASTER)	(MASTER)
46	58		M38	07/26/2005
47	59	SMC Support	(MASTER)	(MASTER)
48	60	LPC+ Debug Connector	M42	07/20/2005
49	61	Thermal Sensors	(MASTER)	(MASTER)
50	62	Current & Voltage Sensing	(MASTER)	(MASTER)
51	63	SPI BOOTROM	M42	07/26/2005
52	64	ALS Support	(MASTER)	(MASTER)
53	65	Fan Connectors	(MASTER)	(MASTER)
54	66	SMS	M42	07/26/2005
55	67		M38	08/04/2005
56	75	IMVP6 CPU VCore Regulator	(MASTER)	(MASTER)
57	76	5V / 1.5V Power Supply	(MASTER)	(MASTER)
58	77	2.5V & 1.2V Regulators	(MASTER)	(MASTER)
59	78	1.8V Supply	(MASTER)	(MASTER)
60	79	3.3V / 1.05V Power Supplies	(MASTER)	(MASTER)
61	80	3.3V G3Hot Supply	(MASTER)	(MASTER)
62	81	Power Aliases	(MASTER)	(MASTER)
63	82	PBus-In & Battery Connectors	(MASTER)	(MASTER)
64	83	S3/S0 FETs & Power Control	(MASTER)	(MASTER)
65	84	ATI M56 PCI-E	(MASTER)	(MASTER)
66	85	GPU (M56) Core Supplies	(MASTER)	(MASTER)
67	86	ATI M56 Core Power	(MASTER)	(MASTER)
68	87	ATI M56 Frame Buffer I/F	(MASTER)	(MASTER)
69	88	GPU Straps	(MASTER)	(MASTER)
70	89	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
71	90	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
72	91	ATI M56 GPIO/DVO/Misc	(MASTER)	(MASTER)
73	93	ATI M56 Video Interfaces	(MASTER)	(MASTER)
74	94	Internal Display Connectors	(MASTER)	(MASTER)
75	97	External Display Connector	(MASTER)	(MASTER)
76	103	M1 Net Properties	(MASTER)	(MASTER)

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-6941	1	SCHEM, MULLET, M1	SCH		
820-1881	1	PCBF, MULLET, M1	PCB		
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:TSQ]	CRITICAL	

```
DRAWING
TITLE=MULLET
ABBREV=DRAWING
LAST_MODIFIED=Wed Aug 10 08:42:29 2005
```

DIMENSIONS ARE IN MILLIMETERS XX ± _____ X.XX ± _____ X.XXX ± _____ ANGLES ± _____ DO NOT SCALE DRAWING	METRIC				 Apple Computer Inc.	
						NOTICE OF PROPRIETARY PROPERTY
	THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY INFORMATION OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING					
	I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART					
	TITLE					
SCHEM, MULLET, M1						
 THIRD ANGLE PROJECTION	DRAFTER			DESIGN CK		
	ENG APPD			MFG APPD		
	QA APPD			DESIGNER		
RELEASE			SCALE		NONE	
MATERIAL/FINISH NOTED AS APPLICABLE		SIZE		D		
DRAWING NUMBER		051-6941		REV. 03		
SHT		1		OF 103		



System Block Diagram

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHT 2	OF 103



Power Block Diagram

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE		SHT	OF
NONE		3	103







CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50
SO THE TDI PULL UP THROUGH 54.9 OHM,TMS PULL UP THROUGH 54.9 OHM
TCK PULL DOWN THROUGH 54.9 OHM(FOLLOW UP XDP DESIGN REFERENCE)

CPU 1 OF 2-FSB

SYNC_MASTER=M42

SYNC_DATE=07/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051-6941

REV. 03

SCALE NONE

SHT 7

OF 103



CPU 2 OF 2-PWR/GND

SYNC_MASTER=M42 SYNC_DATE=07/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE		SHT	OF
NONE		8	103

	8	7	6	5	4	3	2	1
--	---	---	---	---	---	---	---	---

D

CPU VCore HF AND BULK DECOUPLING

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
128S0074	4	CAP, TANT, POLY, 470UF, 20%, 2.5V, 7MOHM, D2E	C0950, C0952, C0953, C0954	CRITICAL	CPUCORE_2PIN

Need to make sure we can do dual-footprint for 128S0068 & 128S0074!!!

VCCA (CPU AVdd) Decoupling

VCCP (CPU I/O) Decoupling

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
128S0074	1	CAP, TANT, POLY, 470UF, 20%, 2.5V, 7MOHM, D2E	C0935	CRITICAL	CPUCORE_2PIN

Need to make sure we can do dual-footprint for 128S0068 & 128S0074!!!

CPU VCore VID Connections

Resistors to allow for override of CPU VID will probably be removed before production

A


CPU Decoupling & VID				
SYNC_MASTER=(MASTER)		SYNC_DATE=(MASTER)		
NOTICE OF PROPRIETARY PROPERTY				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING				
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART				

SIZE	DRAWING NUMBER	REV.
D	051-6941	03



SCALE	SHT	OF
NONE	9	103

APPLE COMPUTER INC.

A

[illegible]

	8	7	6	5	4	3	2	1																																																					
D									D																																																				
C	CPU VCORE HF AND BULK DECOUPLING 62 50 =PPVCORE_S0_CPU 4x 470uF, 20x 22uF 0805 1 C0900 22uF 2 6.3V 805 1 C0901 22uF 2 6.3V 805 1 C0902 22uF 2 6.3V 805 1 C0903 22uF 2 6.3V 805 1 C0904 22uF 2 6.3V 805 1 C0905 22uF 2 6.3V 805 1 C0906 22uF 2 6.3V 805 1 C0907 22uF 2 6.3V 805 1 C0908 22uF 2 6.3V 805 1 C0909 22uF 2 6.3V 805 1 C0910 22uF 2 6.3V 805 1 C0911 22uF 2 6.3V 805 1 C0912 22uF 2 6.3V 805 1 C0913 22uF 2 6.3V 805 1 C0914 22uF 2 6.3V 805 1 C0915 22uF 2 6.3V 805 1 C0916 22uF 2 6.3V 805 1 C0917 22uF 2 6.3V 805 1 C0918 22uF 2 6.3V 805 1 C0919 22uF 2 6.3V 805 CPUCORE_3PIN C0950 470uF 2 20% TANT D21 CPUCORE_3PIN C0952 470uF 2 20% TANT D21 CPUCORE_3PIN C0953 470uF 2 20% TANT D21 CPUCORE_3PIN C0954 470uF 2 20% TANT D21 <table border="1"> <thead> <tr> <th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr> </thead> <tbody> <tr> <td>128S0074</td><td>4</td><td>CAP,TANT,POLY,470UF,20%,2.5V,7MOHM,D2E</td><td>C0950,C0952,C0953,C0954</td><td>CRITICAL</td><td>CPUCORE_2PIN</td></tr> </tbody> </table> Need to make sure we can do dual-footprint for 128S0068 & 128S0074!!! VCCA (CPU AVdd) Decoupling 62 =PP1V5_S0_CPU 1x 10uF, 1x 0.01uF C0980 10uF 2 20% TANT D21 C0981 0.01uF 2 20% CERAM 402 VCCP (CPU I/O) Decoupling 62 11 7 =PP1V05_S0_CPU 1x 470uF, 6x 0.1uF 0402 CPUCORE_3PIN C0935 470uF 2 20% TANT D21 1 C0936 0.1uF 2 20% CERAM 402 1 C0937 0.1uF 2 20% CERAM 402 1 C0938 0.1uF 2 20% CERAM 402 1 C0939 0.1uF 2 20% CERAM 402 1 C0940 0.1uF 2 20% CERAM 402 1 C0941 0.1uF 2 20% CERAM 402 NOTE: This cap is shared between CPU and NB. <table border="1"> <thead> <tr> <th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr> </thead> <tbody> <tr> <td>128S0074</td><td>1</td><td>CAP,TANT,POLY,470UF,20%,2.5V,7MOHM,D2E</td><td>C0935</td><td>CRITICAL</td><td>CPUCORE_2PIN</td></tr> </tbody> </table> Need to make sure we can do dual-footprint for 128S0068 & 128S0074!!! CPU VCORE VID Connections Resistors to allow for override of CPU VID will probably be removed before production R0990 5% 1/10W MF-LF 402 R0991 5% 1/10W MF-LF 402 R0992 5% 1/10W MF-LF 402 R0993 5% 1/10W MF-LF 402 R0994 5% 1/10W MF-LF 402 R0995 5% 1/10W MF-LF 402 R0996 5% 1/10W MF-LF 402								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	128S0074	4	CAP,TANT,POLY,470UF,20%,2.5V,7MOHM,D2E	C0950,C0952,C0953,C0954	CRITICAL	CPUCORE_2PIN	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	128S0074	1	CAP,TANT,POLY,470UF,20%,2.5V,7MOHM,D2E	C0935	CRITICAL	CPUCORE_2PIN	C																												
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																								
128S0074	4	CAP,TANT,POLY,470UF,20%,2.5V,7MOHM,D2E	C0950,C0952,C0953,C0954	CRITICAL	CPUCORE_2PIN																																																								
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																								
128S0074	1	CAP,TANT,POLY,470UF,20%,2.5V,7MOHM,D2E	C0935	CRITICAL	CPUCORE_2PIN																																																								
B									B																																																				
A	<table border="1"> <thead> <tr> <th colspan="6">CPU Decoupling & VID</th> </tr> <tr> <th colspan="3">SYNC_MASTER=(MASTER)</th> <th colspan="3">SYNC_DATE=(MASTER)</th> </tr> <tr> <th colspan="6">NOTICE OF PROPRIETARY PROPERTY</th> </tr> <tr> <td colspan="6">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td> </tr> <tr> <td colspan="6">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td> </tr> <tr> <td colspan="6">II NOT TO REPRODUCE OR COPY IT</td> </tr> <tr> <td colspan="6">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td> </tr> </thead> <tbody> <tr> <td colspan="2" rowspan="2">APPLE COMPUTER INC.</td> <td>SIZE D</td> <td>DRAWING NUMBER 051-6941</td> <td colspan="2">REV. 03</td> </tr> <tr> <td>SCALE NONE</td> <td>SHT 9</td> <td>OF 103</td> <td></td> </tr> </tbody> </table>								CPU Decoupling & VID						SYNC_MASTER=(MASTER)			SYNC_DATE=(MASTER)			NOTICE OF PROPRIETARY PROPERTY						THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING						I TO MAINTAIN THE DOCUMENT IN CONFIDENCE						II NOT TO REPRODUCE OR COPY IT						III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART						APPLE COMPUTER INC.		SIZE D	DRAWING NUMBER 051-6941	REV. 03		SCALE NONE	SHT 9	OF 103		A
CPU Decoupling & VID																																																													
SYNC_MASTER=(MASTER)			SYNC_DATE=(MASTER)																																																										
NOTICE OF PROPRIETARY PROPERTY																																																													
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																																													
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																																													
II NOT TO REPRODUCE OR COPY IT																																																													
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																													
APPLE COMPUTER INC.		SIZE D	DRAWING NUMBER 051-6941	REV. 03																																																									
		SCALE NONE	SHT 9	OF 103																																																									
	8	7	6	5	4	3	2	1																																																					

[illegible][illegible]

8

7

6

5

4

3

2

1

D

C

B

A

CPU VCORE HF AND BULK DECOUPLING

62 50 8 =PPVCORE_S0_CPU

4x 470uF. 20x 22uF 0805

1 C0900 22uF 20% 6.3V 805

2 805

1 C0901 22uF 20% 6.3V 805

2 805

1 C0902 22uF 20% 6.3V 805

2 805

1 C0903 22uF 20% 6.3V 805

2 805

1 C0904 22uF 20% 6.3V 805

2 805

1 C0905 22uF 20% 6.3V 805

2 805

1 C0906 22uF 20% 6.3V 805

2 805

1 C0907 22uF 20% 6.3V 805

2 805

1 C0908 22uF 20% 6.3V 805

2 805

1 C0909 22uF 20% 6.3V 805

2 805

1 C0910 22uF 20% 6.3V 805

2 805

1 C0911 22uF 20% 6.3V 805

2 805

1 C0912 22uF 20% 6.3V 805

2 805

1 C0913 22uF 20% 6.3V 805

2 805

1 C0914 22uF 20% 6.3V 805

2 805

1 C0915 22uF 20% 6.3V 805

2 805

1 C0916 22uF 20% 6.3V 805

2 805

1 C0917 22uF 20% 6.3V 805

2 805

1 C0918 22uF 20% 6.3V 805

2 805

1 C0919 22uF 20% 6.3V 805

2 805

CPUCORE_3PIN

1 C0950 470uF 20% 2.5V TANT D21

3 2

CPUCORE_3PIN

1 C0952 470uF 20% 2.5V TANT D21

3 2

CPUCORE_3PIN

1 C0953 470uF 20% 2.5V TANT D21

3 2

CPUCORE_3PIN

1 C0954 470uF 20% 2.5V TANT D21

3 2

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
128S0074	4	CAP, TANT, POLY, 470UF, 20%, 2.5V, 7MOHM, D2E	C0950, C0952, C0953, C0954	CRITICAL	CPUCORE_2PIN

Need to make sure we can do dual-footprint for 128S0068 & 128S0074!!!

VCCA (CPU AVdd) Decoupling

62 8 =PP1V5_S0_CPU

1x 10uF, 1x 0.01uF

1 C0980 10uF 20% 6.3V 805

2 805

1 C0981 0.01uF 20% 2.5V CERM 402

2 402

VCCP (CPU I/O) Decoupling

62 11 8 7 =PP1V05_S0_CPU

1x 470uF, 6x 0.1uF 0402

CPUCORE_3PIN

1 C0935 470uF 20% 2.5V TANT D21

3 2

1 C0936 0.1uF 20% 2.5V CERM 402

2 402

1 C0937 0.1uF 20% 2.5V CERM 402

2 402

1 C0938 0.1uF 20% 2.5V CERM 402

2 402

1 C0939 0.1uF 20% 2.5V CERM 402

2 402

1 C0940 0.1uF 20% 2.5V CERM 402

2 402

1 C0941 0.1uF 20% 2.5V CERM 402

2 402

NOTE: This cap is shared between CPU and NB

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
128S0074	1	CAP, TANT, POLY, 470UF, 20%, 2.5V, 7MOHM, D2E	C0935	CRITICAL	CPUCORE_2PIN

Need to make sure we can do dual-footprint for 128S0068 & 128S0074!!!

CPU VCORE VID Connections

Resistors to allow for override of CPU VID will probably be removed before production

76 8 CPU VID<0>

1 0 2

5% 1/16W MF-LF 402

IMVP6 VID<0>

56

76 8 CPU VID<1>

1 0 2

5% 1/16W MF-LF 402

IMVP6 VID<1>

56

76 8 CPU VID<2>

1 0 2

5% 1/16W MF-LF 402

IMVP6 VID<2>

56

76 8 CPU VID<3>

1 0 2

5% 1/16W MF-LF 402

IMVP6 VID<3>

56

76 8 CPU VID<4>

1 0 2

5% 1/16W MF-LF 402

IMVP6 VID<4>

56

76 8 CPU VID<5>

1 0 2

5% 1/16W MF-LF 402

IMVP6 VID<5>

56

76 8 CPU VID<6>

1 0 2

5% 1/16W MF-LF 402

IMVP6 VID<6>

56

CPU Decoupling & VID

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE

NONE

SIZE

D

DRAWING NUMBER

051-6941

REV.


03

SHT

9

OF

103

[illegible][illegible][illegible][illegible]

8

7

6

5

4

3

2

1

D

C

B

A

CPU VCORE HF AND BULK DECOUPLING

62 50 8 =PPVCORE_S0_CPU

4x 470uF. 20x 22uF 0805

1 C0900 22uF 20% 6.3V 805

2

1 C0901 22uF 20% 6.3V 805

2

1 C0902 22uF 20% 6.3V 805

2

1 C0903 22uF 20% 6.3V 805

2

1 C0904 22uF 20% 6.3V 805

2

1 C0905 22uF 20% 6.3V 805

2

1 C0906 22uF 20% 6.3V 805

2

1 C0907 22uF 20% 6.3V 805

2

1 C0908 22uF 20% 6.3V 805

2

1 C0909 22uF 20% 6.3V 805

2

1 C0910 22uF 20% 6.3V 805

2

1 C0911 22uF 20% 6.3V 805

2

1 C0912 22uF 20% 6.3V 805

2

1 C0913 22uF 20% 6.3V 805

2

1 C0914 22uF 20% 6.3V 805

2

1 C0915 22uF 20% 6.3V 805

2

1 C0916 22uF 20% 6.3V 805

2

1 C0917 22uF 20% 6.3V 805

2

1 C0918 22uF 20% 6.3V 805

2

1 C0919 22uF 20% 6.3V 805

2

CPUCORE_3PIN

1 C0950 470uF 20% 2.5V TANT D21

3

CPUCORE_3PIN

1 C0952 470uF 20% 2.5V TANT D21

3

CPUCORE_3PIN

1 C0953 470uF 20% 2.5V TANT D21

3

CPUCORE_3PIN

1 C0954 470uF 20% 2.5V TANT D21

3

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
128S0074	4	CAP, TANT, POLY, 470UF, 20%, 2.5V, 7MOHM, D2E	C0950, C0952, C0953, C0954	CRITICAL	CPUCORE_2PIN

Need to make sure we can do dual-footprint for 128S0068 & 128S0074!!!

VCCA (CPU AVdd) Decoupling

62 8 =PP1V5_S0_CPU

1x 10uF, 1x 0.01uF

1 C0980 10uF 20% 6.3V 805

2

1 C0981 0.01uF 20% 2.5V CERM 402

2

VCCP (CPU I/O) Decoupling

62 11 8 7 =PP1V05_S0_CPU

1x 470uF, 6x 0.1uF 0402

CPUCORE_3PIN

1 C0935 470uF 20% 2.5V TANT D21

3

1 C0936 0.1uF 20% 2.5V CERM 402

2

1 C0937 0.1uF 20% 2.5V CERM 402

2

1 C0938 0.1uF 20% 2.5V CERM 402

2

1 C0939 0.1uF 20% 2.5V CERM 402

2

1 C0940 0.1uF 20% 2.5V CERM 402

2

1 C0941 0.1uF 20% 2.5V CERM 402

2

NOTE: This cap is shared between CPU and NB

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
128S0074	1	CAP, TANT, POLY, 470UF, 20%, 2.5V, 7MOHM, D2E	C0935	CRITICAL	CPUCORE_2PIN

Need to make sure we can do dual-footprint for 128S0068 & 128S0074!!!

CPU VCORE VID Connections

Resistors to allow for override of CPU VID will probably be removed before production

76 8 CPU VID<0>

1 R0990 5% 1/16W MF-LF 402

2

IMVP6 VID<0>

56

76 8 CPU VID<1>

1 R0991 5% 1/16W MF-LF 402

2

IMVP6 VID<1>

56

76 8 CPU VID<2>

1 R0992 5% 1/16W MF-LF 402

2

IMVP6 VID<2>

56

76 8 CPU VID<3>

1 R0993 5% 1/16W MF-LF 402

2

IMVP6 VID<3>

56

76 8 CPU VID<4>

1 R0994 5% 1/16W MF-LF 402

2

IMVP6 VID<4>

56

76 8 CPU VID<5>

1 R0995 5% 1/16W MF-LF 402

2

IMVP6 VID<5>

56

76 8 CPU VID<6>

1 R0996 5% 1/16W MF-LF 402

2

IMVP6 VID<6>

56

CPU Decoupling & VID

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE D


DRAWING NUMBER 051-6941


REV. 03


SCALE NONE

SHT 9 OF 103

[illegible][illegible][illegible][illegible][illegible]










NB CPU Interface
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHT 12	OF 103







NB DDR2 Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE		SHT	OF
NONE		15	103



NB Power 1

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE		SHT	OF
NONE		16	103



NB Power 2
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHT 17	OF 103





SB: 2 OF 4

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHT 22	OF 103



NOTE FOR GPIO25:
- HAS INTERNAL 20K PU, ENABLED DURING RSMRST# AND DISABLED WITHIN 100MS AFTER RSMRST# DEASSERTS
- CAN NOT BE LOW FOR 35US AFTER RSMRST# ON BOOT (DMI AC COUPLING MODE STRAP)


NOTE:
SV_SET_UP IS LINDACARD DETECT
HI = PRESENT
LO = NOT PRESENT

LAYOUT NOTE:
PLACE R2306-14 WHERE PHYSICALLY ACCESSIBLE

SB: 3 OF 4

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHT 23	OF 103



SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D 051-6941 03

SCALE SHT OF

NONE 24 103



SB: 4 OF 4


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT	OF
NONE	25	103



M1 SMBus Connections

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Page Notes

Power aliases required by this page:

- =PP1V8_S3_MEM
- =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA

BOM options provided by this page:


(NONE)

NOTE: This page does not supply VREF.
The reference voltage must be provided by another page.

"Lower" (thru-hole) slot

DDR2 Bypass Caps

(For return current)



DDR2 S0-DIMM Connector B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6941 REV. 03

SCALE NONE SHT 29 OF 103



Memory Active Termination

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT	OF
NONE	30	103



DDR2 Vref

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHT 32	OF 103



FCTSEL	FCTSEL	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST* FOR INT. GRAPHIC SYSTEM
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	SPREAD	SPREAD	SRCT0	SRCC0
1	1	OFF LOW	SRCT0	SRCC0	* FOR EXT. GRAPHIC SYSTEM

CLOCKS

SYNC_MASTER=MSYNC_DATE=08/04/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051-6941

REV. 03

SCALE NONE

SHT 33

OF 103



NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
#	0	0	0	266M
#	0	0	1	133M
#	0	1	0	166M
	0	1	1	200M
	1	0	0	100M
	1	0	1	333M
	1	1	0	400M
	1	1	1	RESERVED

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

Clock Termination

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Mobile Clocking

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





ETHERNET CONTROLLER

SYNC_MASTER=M42

SYNC_DATE=08/04/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	
PROVIDED	ENETCONN	ENET_100D	ENETCONN P<0>
	ENETCONN	ENET_100D	ENETCONN N<0>
	ENETCONN	ENET_100D	ENETCONN P<1>
BY	ENETCONN	ENET_100D	ENETCONN N<1>
	ENETCONN	ENET_100D	ENETCONN P<2>
	ENETCONN	ENET_100D	ENETCONN N<2>
ETHERNET	ENETCONN	ENET_100D	ENETCONN P<3>
	ENETCONN	ENET_100D	ENETCONN N<3>
	ENETCONN	ENET_100D	ENETCONN P<0>
PHY	ENETCONN	ENET_100D	ENETCONN N<0>
	ENETCONN	ENET_100D	ENETCONN P<1>
	ENETCONN	ENET_100D	ENETCONN N<1>

Page Notes


Power aliases required by this page:

- =PP2V5_ENET
- =GND_CHASSIS_ENET

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT	OF
NONE	42	103

PAGE NOTES

INPUT
=PP3V3_S0_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
=PP3V3_S0_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
PCI_GNT3_L - PCI GRANT FROM SB
PCI_CLK_FW - NEED TO REFERENCE TO ALIAS PAGE
PCI_RST_L - PCI RESET FROM SB
FW_PC0 - FIREWIRE POWER CLASS IDENTIFIER

INPUT/OUTPUT
PCI_AD<0..31>, PCI_C_BE_L<0..3>, PCI_FRAME_L, PCI_IRDY_L, PCI_TRDY_L,
PCI_DEVSEL_L, PCI_STOP_L, PCI_PAR, PCI_PERR_L, PCI_SERR_L
FW_A_TPA_P/N, FW_A_TPB_P/N, FW_A_TPBIAS - PORT 0 FIREWIRE DIFF PAIRS
FW_B_TPA_P/N, FW_B_TPB_P/N, FW_B_TPBIAS - PORT 1 FIREWIRE DIFF PAIRS
FW_C_TPA_P/N, FW_C_TPB_P/N, FW_C_TPBIAS - PORT 2 FIREWIRE DIFF PAIRS

OUTPUT
PCI_REQ3_L - PCI REQUEST TO SB
PM_CLKRUN_L - CLOCK-RUN PCI PROTOCOL
INT_PIRQD_L - INTERRUPT TO SB
PCI_PME_FW_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)

PAGE HISTORY

5/18/2005 - FIRST REVISION OF PAGE
6/22/2005 - BGA VERSION OF FW32306 ADDED
6/22/2005 - CHANGED INT TO ARREQ3/INT3 AREA ARCHITECTURAL DEFINITION
6/22/2005 - CHANGED REQ3/INT3 TO ARREQ3/INT3 AREA ARCHITECTURAL DEFINITION
6/22/2005 - ADDED 10K PULL-UP ON INT3 AND REMOVED CONNECTION TO PLY_RST_L
6/22/2005 - ADDED 10K PULL-UP ON INT3 AND REMOVED CONNECTION TO PLY_RST_L
6/22/2005 - REMOVED CONSTRAINT SETS AS THEY WILL BE MANAGED ON BOARD SIDE
6/22/2005 - REMOVED CONSTRAINT SETS AS THEY WILL BE MANAGED ON BOARD SIDE
7/26/2005 - CONNECTED PIN C0 TO GND
7/26/2005 - CONNECTED PIN E10 TO GND

D

C

B

A

MOBILE TURNS OFF CONTROLLER POWER DURING SLEEP
=PP3V3_S0_FW

=PP3V3_S0_PCI

CONNECT TO VDD FOR 3.3V OPERATION

PCI_AD<0>	F10	PCI_AD0
PCI_AD<1>	G10	PCI_AD1
PCI_AD<2>	H10	PCI_AD2
PCI_AD<3>	H12	PCI_AD3
PCI_AD<4>	J13	PCI_AD4
PCI_AD<5>	J12	PCI_AD5
PCI_AD<6>	K13	PCI_AD6
PCI_AD<7>	K10	PCI_AD7
PCI_AD<8>	L12	PCI_AD8
PCI_AD<9>	M13	PCI_AD9
PCI_AD<10>	L11	PCI_AD10
PCI_AD<11>	M12	PCI_AD11
PCI_AD<12>	M11	PCI_AD12
PCI_AD<13>	N12	PCI_AD13
PCI_AD<14>	M10	PCI_AD14
PCI_AD<15>	N11	PCI_AD15
PCI_AD<16>	M4	PCI_AD16
PCI_AD<17>	N5	PCI_AD17
PCI_AD<18>	N4	PCI_AD18
PCI_AD<19>	M3	PCI_AD19
PCI_AD<20>	M2	PCI_AD20
PCI_AD<21>	N3	PCI_AD21
PCI_AD<22>	K4	PCI_AD22
PCI_AD<23>	M1	PCI_AD23
PCI_AD<24>	K2	PCI_AD24
PCI_AD<25>	J4	PCI_AD25
PCI_AD<26>	K1	PCI_AD26
PCI_AD<27>	J2	PCI_AD27
PCI_AD<28>	J1	PCI_AD28
PCI_AD<29>	H2	PCI_AD29
PCI_AD<30>	H4	PCI_AD30
PCI_AD<31>	H1	PCI_AD31

PCI_C_BE_L<0>	K12	PCI_CBE0*
PCI_C_BE_L<1>	M9	PCI_CBE1*
PCI_C_BE_L<2>	L3	PCI_CBE2*
PCI_C_BE_L<3>	L1	PCI_CBE3*

PCI_PAR	N10	PCI_PAR
PCI_FRAME_L	N6	PCI_FRAME*
PCI_IRDY_L	M6	PCI_IRDY*
PCI_TRDY_L	N7	PCI_TRDY*
PCI_DEVSEL_L	N8	PCI_DEVSEL*
PCI_STOP_L	M7	PCI_STOP*
FW_PCI_IDSEL	L2	PCI_IDSEL

PCI_REQ3_L	E2	PCI_REQ*
PCI_GNT3_L	E1	PCI_GNT*
PCI_PERR_L	M8	PCI_PERR*
PCI_SERR_L	N9	PCI_SERR*

PCI_CLK_FW	G2	PCI_CLK
PM_CLKRUN_L	D1	CLKRUN*

PCI_RST_L	F1	PCI_RST*
INT_PIRQD_L	D2	PCI_INTA*
PCI_PME_FW_L	F2	PCI_PME*

THIS IS FROM ICH-7M

U4400
FW32306
BGA
LEMENU

SPEC RECOMMENDS

MODE FOR EXTERNAL LINK

DUAL PORT DEVICES ARE POWER CLASS 4 ('100')
SINGLE PORT DEVICES ARE POWER CLASS 0 ('000')

LOW = NOT BUS MANAGER
LOW = PCI OPERATION

MANUFACTURING TEST PINS

FIREWIRE CONTROLLER
SYNC_MASTER=MSYNC_DATE=07/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT	OF
NONE	44	103


Page Notes

Power aliases required by this page:
- =PPBUS_S0_FWPWSW (system supply for bus power)
- =PP3V3_S0_FWPORTPWSW

Signal aliases required by this page:
- =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
(NONE)

Port Power Switch



FireWire Port Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT	OF
NONE	45	103

ELECTRICAL_CONSTRAINT_SET			NET_TYPE	
SPACING			PHYSICAL	
	PROVIDED	FW	FW_110D	FW_PORT1_TPA_FL_P_41
	BY	FW	FW_110D	FW_PORT1_TPA_FL_N_41
	PHY	FW	FW_110D	FW_PORT1_TPB_FL_P_41
	PAGE	FW	FW_110D	FW_PORT1_TPB_FL_N_41

Page Notes

Power aliases required by this page:

- =PPFW_PORT1
- =PP3V3_FW
- =GND_CHASSIS_FW_PORT1

Signal aliases required by this page:

(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:


(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.


1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

Termination

Place close to FireWire PHY



"Snapback" & "Late VG" Protection



PORT 1 1394A

CRITICAL
J4620
1394A
F-RT-TH-LF

TP0 (TPA+)
TP0# (TPA-)
TPI (TPB+)
TPI# (TPB-)

VP
VGND

514-0255

=GND_CHASSIS_FW_PORT1_


2nd TPA/TPB pair unused

FW_B_TPBias == NC FW_B_TPBias
FW_B_TPA_P == NC FW_B_TPAP
FW_B_TPA_N == NC FW_B_TPAN
FW_B_TPB_P == NC FW_B_TBPB
FW_B_TPB_N == NC FW_B_TPBN

3rd TPA/TPB pair unused

FW_C_TPBias == NC FW_C_TPBias
FW_C_TPA_P == NC FW_C_TPAP
FW_C_TPA_N == NC FW_C_TPAN
FW_C_TPB_P == NC FW_C_TBPB
FW_C_TPB_N == NC FW_C_TPBN

Late-VG Protection Power



Caps may not be necessary at all.
NO STUFFed for the moment.

FireWire Ports

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT	OF
NONE	46	103



Camera Connector



Bluetooth (M13P) & SATA HDD Flex Connector



Internal USB Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHT 49	OF 103



Left I/O Board Connector



Left I/O Board Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT	OF
NONE	55	103







LPC+ Debug Connector

SYNC_MASTER=M42SYNC_DATE=07/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6941

REV.

03

SCALE


NONE

SHT


60

OF


103



Right-Side/Fin Stack Thermal Sensor



CPU Back-Up Thermal Diode



Thermal Sensors

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY











THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE		SHT	OF
NONE		61	103



Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits



Current & Voltage Sensing

SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
----------------------	--------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-6941	REV. 03
SCALE NONE	SHT 62	OF 103





ALS Support

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHT 64	OF 103



Fan Connectors

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6941		03
SCALE		SHT	OF	
NONE		65	103	

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D

C

B

A

D


C



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
	SCALE	SHT OF	
	NONE	66	103





TPM

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE		SHT	OF
NONE		67	103



IMVP6 CPU VCore Regulator

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT	OF
NONE	75	103



5V / 1.5V Power Supply

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE		SHT	OF
NONE		76	103





1.8V S3 Current Sense

Placement Note:
Keep C7890, R7890,
R7894 and R7897
close to inductor

$V_{out} = 0.6V * (1 + R_a / R_b)$

1.8V Supply

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE		SHT	OF
NONE		78	103


3.3V S5 Regulator



$V_{out} = 0.6V * (1 + R_a / R_b)$

1.05V Current Sense

1.05V S0 Regulator



$V_{out} = 0.6V * (1 + R_a / R_b)$

Placement Note:
Keep C7990, R7990,
R7994 and R7997
close to inductor

3.3V / 1.05V Power Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHT 79	OF 103



3.3V G3Hot Supply

SYNC_MASTER=(MASTER)SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6941		03
SCALE		SHT	OF	
NONE		80	103	



Note: Place all jumpers on top-side of MLB

Power Aliases		
SYNC_MASTER=(MASTER)		SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE		SHT	OF
NONE		81	103



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6941

REV.

03

SCALE

NONE

SHT

82

OF

103

PBus-In & Battery Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




Unused PG00D Signals

=P5VP1V5_PG00D	=TP_P5V_P1V5_PG00D
=P2V5S3_PG00D	=TP_P2V5S3_PG00D
=P1V8S3_PG00D	=TP_P1V8S3_PG00D
=P1V2S3_PG00D	=TP_P1V2S3_PG00D


These rails are monitored by LTC2908

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0


Power Control Signals




5V S3 FET




5V S0 FET




2.5V S0 FET




3.3V S3 FET




3.3V S0 FET



1.8V S0 FET




1.2V S0 FET




1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation



Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation



LTC2908 threshold is 95% (4.75V, 3.135V, 2.375V, 1.71V, 1.14V, 0.86V)

S3/S0 FETs & Power Control

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





GPU VCore Supply

GPU VCore Current Sense

Back-Bias Positive Supply

Back-Bias Negative Supply

GPU (M56) Core Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-6941

03

SCALE

SHT

OF

103

Page Notes

Power aliases required by this page:
- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

8

7

6

5

4

3

2

1

D

D

C


C

B

B

A

A



ATI M56 Core Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE		SHT	OF
NONE		86	103

8

7

6


5

4

3

2

1



Page Notes

Power aliases required by this page:

- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

GDDR3 Frame Buffer B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6941

REV.

03

SCALE


NONE


SHT

90

OF

103





Power aliases required by this page:
- =PP3V3_GPU_GPIO0S
- =PP2V5_PVDD
- =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:
- =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
- =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:
(NONE)

ATI M56 GPIO/DVO/Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE		SHT	OF
NONE		91	103



Page Notes

Power aliases required by this page:

- =PP2V5_S0_GPU
- =PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

Sum of peak currents on this page: 605mA

ATI M56 Video Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D

051-6941

03

SCALE


NONE

SHT

93

OF

103



NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	
VGA	VGA	GPU_TV_Y	73 75
		GPU_TV_C	73 75
		GPU_TV_COMP	73 75
		LVDS_U_CLK_P	73 74
		LVDS_U_CLK_N	73 74
		LVDS_U_DATA_P<2...0>	73 74
LVDS	LVDS	LVDS_U_DATA_N<2...0>	73 74
		LVDS_L_CLK_P	73 74
		LVDS_L_CLK_N	73 74
		LVDS_L_DATA_P<2...0>	73 74
		LVDS_L_DATA_N<2...0>	73 74
		TMDS_CLK_P	73 75
TMDS	TMDS	TMDS_CLK_N	73 75
		TMDS_DATA_P<5...3>	73 75
		TMDS_DATA_N<5...3>	73 75
		TMDS_DATA_P<2...0>	73 75
		TMDS_DATA_N<2...0>	73 75

Internal Display Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT	OF
NONE	94	103



TMD5 Filtering

Place series R's close to GPU, other parts near connector.

VGA SYNC BUFFERS

ANALOG FILTERING PLACE CLOSE TO CONNECTOR

DVI DDC CURRENT LIMIT (55mA requirement per DVI spec)

DVI INTERFACE

3V LEVEL SHIFTERS

External Display Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-6941

03

SCALE

NONE

SHT

OF

97

103

