







INTERNAL ONLY

BPAGE DRAWING

apl_R8A
Fri May 27 06:47:24 2016


		Project: 120S-11&14IAP	
Size		Engineer: Lear	
Custom	Title: <POWER SEQUENCE>	Rev	
Date: Tuesday, March 14, 2017	Sheet 2 of 63	V01	


TABLE OF CONTENTS

SHEET NO.	SHEET NAME
1	BLOCK DIAGRAM
2	TABLE OF CONTENTS
3	POWER SEQUENCE
4	APL SOC-LPDDR4 CH0
5	APL SOC-LPDDR4 CH1
6	APL SOC-DISPLAY
7	APL SOC-PCIE&USB
8	APL SOC-EMMC,SPI,LPC
9	APL SOC- I2C&HDA
10	APL SOC-PMU,CRYSTAL,RTC
11	APL SOC-MISC
12	APL SOC-POWER
13	APL SOC-GND
14	APL SOC-(DECAP)
15	APL SOC- (BOOT STRAP)
16	MEM_LPDDR4 CH0 1 OF 2
17	MEM_LPDDR4 CH0 2 OF 2
18	MEM_LPDDR4 CH1 1 OF 2
19	MEM_LPDDR4 CH1 2 OF 2
20	NC
21	NC
22	MEM_LPDDR4 DECAPS
23	SYSTEM_FLASH
24	EMMC
25	NC
26	SENSORS
27	NC
28	SSD-M.2_HDD-CONN
29	AUDIO CODEC
30	AUDIO_HEADSET AND SPEAKERS
31	GAUGE&BATTERY CONN
32	DC JACK
33	NC
34	NC
35	WIFI/BT M.2 CONN
36	TYPE C_MUX&CONNECTOR
37	HDMI LEVEL SHIFTER
38	HDMI CONN
39	DISPLAY
40	+VSP0A ,+V3P35X,+V5P05X

[illegible]


BPAGE DRAWING

		Project: 120S-11&14AP	
		Engineer: LUFFY	
Size	Title:	TABLE OF CONTENTS	
Custom			
Date:	Tuesday, March 14, 2017	Sheet	3 of 63
		Rev V01	



		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title:		
Custom	<APL SOC-LPDDR4 CHO>		Rev
Date:	Tuesday, March 14, 2017	Sheet	4 of 63


SOC: LPDDR4 CH1



BPAGE DRAWING

reg. 8.9A
Fri May 27 06:47:12 2016


		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title:	Rev	
Custom	SOC-LDDR4 CH1	V01	
Date:	Tuesday, March 14, 2017	Sheet	5 of 63



BPAGE DRAWING

apl_R_GND
Fri May 27 06:47:12 2016


		Project: 120S-11&14IAP	
Size		Engineer: LUFFY	
Custom	Title: SOC-DISPLAY	Rev	
Date: Tuesday, March 14, 2017		Sheet 6 of 63	




BPAGE DRAWING

apl_8.BA
Fri May 27 08:47:12 2016

		Project:	120S-11&14IAP	
		Engineer:	LUFFY	
Size	Title:	SOC-PCIE&USB		Rev
Customer	Drawn by:	N		V01
Date:	Tuesday, March 14, 2017	Sheet	7	of 63




		Project: 120S-11&14/AP	
Size		Engineer: LUFFY	
Custom	Title: SOC-EMMC,SPI,LPC	Rev v01	
Date: Tuesday, March 14, 2017	Sheet 8	of 63	



BPAGE DRAWING

apl_E_UNB05.8
Fri May 27 06:47:14 2016

		Project:	120S-11&14IAP
		Engineer:	LUFFY
Size	Title:	Rev	
Custom	SOC- I2C&HDA	V01	
Date:	Tuesday, March 14, 2017	Sheet	9 of 63



D

C

B


A

D

C

B

A




INTERNAL ONLY

BPAGE DRAWING


apl_RL8A
Fri May 27 06:47:24 2016

		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title:	<SOC-MISC>	Rev
Custom			V01
Date:	Tuesday, March 14, 2017	Sheet	11 of 63

A



		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title:		Rev
Custom	SOC-POWER		V01
Date:	Tuesday, March 14, 2017	Sheet	12 of 63





Project:120S-11&14IAP

Engineer:LUFFY

Size

Custom

Title:

SOC-GND

Rev

V01

Date:

Tuesday, March 14, 2017

Sheet


13

of




63

BPAGE DRAWING

ngl, R:GND
Fri May 27 06:47:14 2016



 3nod 三诺		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title: SOC-(DECAP)	Rev	
Custom		V01	
Date:	Thursday, March 23, 2017	Sheet	14 of 63



BXT-P GPIO	SOC Ball Name	BSTRAP	Default Internal PU/PD
GPIO34	PWM0	Delayed_vref_switch 0= not delayed(Default) 1=delayed	PD
GPIO35	PWM1	Spare1 0= do not stall boot FSM(Default) 1=stall boot FSM	PD
GPIO36	PWM2	Spare2 0 =VDD2 IS 1.24V(Default) 1=VDD2 IS 1.35V	PD
GPIO39	LPASS_UART0_TXD	Enable CSE ROM bypass 0 = disable bypass (default) 1 = enable bypass	PD
GPIO40	RTC Clock Timer Bypass	RTC Clock Timer Bypass 0 =disable bypass (Default) 1 =enable bypass	PD
GPIO43	LPASS_UART1_TXD	Select eMMC boot source 0 =do not allow (Default) 1=allow	PU
GPIO44	LPASS_UART1_RTS_B	Select SPI boot source 0 =Disable 1=Enable(Default)	PU
GPIO47	LPASS_UART2_TXD	Force DNX FW Load 0 =Disable(Default) 1=Enable	PD
GPIO48	LPASS_UART2_RTS_B	LPC Boot strap 0 =Do not boot from LPC(Default) 1=Enable	PD
GPIO78	AVS_I2S1_SDO	SMBus 1.8V/3.3V mode select 0=buffers set to 3.3V mode 1=buffers set to 1.8V mode (default)	PU
GPIO82	AVS_M_CLK_AB2	WC_PRESENT 0=non-Whiskey Cove(Default) 1=Whiskey Cove is connected	PD
GPIO88	AVS_I2S2_SDO	PMU (Power Management Unit) 1.8V/3.3V mode select 0=buffers set to 3.3V mode 1=buffers set to 1.8V mode (default)	PU
GPIO92	AVS_I2S3_SDO	SMBus No Re-Boot 0=Disable(Default) 1=Enable	PD
GPIO104	GP_SSP_0_CLK	(HVM Tester)XTAL startup 0=Disable(Default) 1=Enable	PD
GPIO105	GP_SSP_0_FS0	(HVM Tester)XTAL startup 0=Disable(Default) 1=Enable	PU
GPIO106	GP_SSP_0_FS1	Halts early boot for debug 0=Enable 1=Disable	PU
GPIO110	GP_SSP_0_TXD	LPC 1.8V/3.3V mode select 0=buffers set to 3.3V mode 1=buffers set to 1.8V mode (default)	PU
GPIO111	GP_SSP_1_CLK	SPI Boot BIOS strap 0=boot from SPI(Debug) 1=Do not boot from SPI (default)	PU
GPIO112	GP_SSP_1_FS0	Enable metal password auth 0=Disable 1=Enable	PD
GPIO113	GP_SSP_1_FS1	SVID diable 0=Enable SVID(Default) 1=Disbale SVID	PU
GPIO117	GP_SSP_1_TXD	Stall B0ot FSM for debut 0=Do not stall boot FSM(Default) 1=stall boot FSM	PD
GPIO118	GP_SSP_2_CLK	Flash Descriptpr Override Pin-Strap status 0=Disable(Default) 1=Enable	PD
GPIO120	GP_SSP_2_FS1	Top swap pverride 0=Disable(Default) 1=Enable	PD
GPIO121	GP_SSP_2_FS2	Pilled LOW when RSM_RST_N deasserts	PD
GPIO123	GP_SSP_2_TXD	Pulled HIGH when RSM_RST_N de-asserts	PU


20161220:
Added

BPAGE DRAWING

apl_R.GND
Fri May 27 06:47:16 2016

		Project: 120S-11&14IAP	
Size: Custom		Engineer: LUFFY	
Title: SOC- (BOOT STRAP)		Rev: V01	
Date: Tuesday, March 14, 2017		Sheet 15 of 63	


CHANNEL 0 - MEMORY1/2




BPAGE DRAWING

apl,lf GND
Fri May 27 06:47:36 2016

		Project: 120S-11&14/AP	
		Engineer: LUFFY	
Size	Title:	MEM_LPDDR4 CH0-1 of 2	Rev
Custom			v01
Date: Tuesday, March 14, 2017		Sheet	16 of 63



CHANNEL 1 - MEMORY2/2



BPAGE DRAWING

ngl, R.GMD
Fri May 27 06:47:18 2016


		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title:	Rev	
Custom	MEM_LPDDR4 CH1-2of 2	V01	
Date:	Tuesday, March 14, 2017	Sheet 19 of 63	

<XR_PAGEgTITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

BPAGE DRAWING

apl_8+V1P8.18
Fri May 27 06:47:18 2016


		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title: NC		Rev
Custom			V01
Date: Tuesday, March 14, 2017		Sheet 20	of 63



BPAGE DRAWING

apl_R8A
Fri May 27 06:47:18 2016

		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title:	MEM LPDDR4-DECAPS	
Custom		Rev	
Date:	Tuesday, March 14, 2017	Sheet	22 of 63





INTERNAL ONLY

BPAGE DRAWING

apl_fi.GND
Fri May 27 06:47:20 2016

		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title: <SYSTEM FLASH>	Rev	
Custom		V01	
Date: Tuesday, March 14, 2017	Sheet 23 of 63		



<XR_PAGE\$TITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

INTERNAL ONLY

BPAGE DRAWING

apl_R.5
Fri May 27 06:47:20 2016

		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title:	Rev	
Custom	<NC>	V01	
Date: Tuesday, March 14, 2017		Sheet	25 of 63

INTERNAL ONLY

BPAGE DRAWING

apl_R1.5
Fri May 27 06:47:20 2016



Project: 120S-11&14IAP

Engineer: LUFFY

Size	Title: <NC>	Rev
Custom		V01
Date:	Tuesday, March 14, 2017	Sheet 25 of 63

D

C

B

A


D

C

B

A

SENSORS



CPU THERMAL SENSOR





Table 10. Remote temperature THERM limit

The default value is trapping after power up 100ms by different pull-up resistors of THERM and ALERT pin:

TEMPERATURE (°C)		THERM				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125

LID SENSOR



INTERNAL ONLY

BPAGE DRAWING

apl_R.GND
Fri May 27 06:47:20 2016

Project: 120S-11&14IAP
Engineer: LUFFY

Size: Custom

Title: <SENSORS>

Rev: V01

Date: Thursday, March 16, 2017

Sheet 26 of 63

<XR_PAGEgTITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

INTERNAL ONLY

BPAGE DRAWING

apl_ff
Fri May 27 06:47:22 2016


		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title:	Rev	
Custom	<NC>	V01	
Date:	Tuesday, March 14, 2017	Sheet	27 of 63


INTERNAL ONLY



BPAGE DRAWING

apl_ft.
Fri May 27 06:47:22 2016

		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title:	Rev	
Custom	<NC>	V01	
Date:	Tuesday, March 14, 2017	Sheet	27 of 63








INTERNAL ONLY

BPAGE DRAWING


ngl, S.B.A.
Fri May 27 06:47:24 2016

		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title: <AUDIO HEADSET AND SPEAKERS>		
Custom			
Date:	Tuesday, March 14, 2017	Sheet	30 of 63



20170205 Deleted reserved design for dummy battery

		Project: 120S-11&14/AP	
		Engineer: GGS	
Size	Title:	Rev	
Custom	<GAUGE&BATTERY CONN>	V01	
Date:	Tuesday, March 14, 2017	Sheet	31 of 63



INTERNAL ONLY

BPAGE DRAWING

apl_ft.ADP_P.48
Fri May 27 06:47:24 2016

		Project: 120S-11&14IAP	
		Engineer: GGS	
Size	Title: <DC JACK>		Rev
Custom			V01
Date:	Tuesday, March 14, 2017	Sheet 32 of 63	

<XR_PAGE&TITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

</


INTERNAL ONLY

BPAGE DRAWING


apl. fl.
Fri May 27 06:47:24 2016


TYPE-C PD CONTROLLER

		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title: <NC>		Rev
Custom			V01
Date:	Tuesday, March 14, 2017	Sheet	34 of 63








		Project:	120S-11&14IAP
		Engineer:	LUFFY
Size	Title:	<WIFI/BT M.2 CONN>	
Custom			Rev
			V01
Date:	Saturday, March 25, 2017	Sheet	35 of 63





HDMI LEVEL SHIFTER





BPAGE DRAWING



ngl.8.9A
Fri May 27 06:47:26 2016

		Project: 120S-11&14IAP
		Engineer: LUFFY
Size	Title: <HDMI LEVEL SHIFTER>	Rev
Custom		V01
Date: Tuesday, March 14, 2017	Sheet 37 of 63	

HDMI CONNECTOR




20170314 CR9505/CR9506 changed to NI





BPAGE DRAWING

891_11
Fri May 27 06:47:28 2016

		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title: <HDMI CONN>	Rev	
Custom		V01	
Date:	Tuesday, March 14, 2017	Sheet	38 of 63





INTERNAL ONLY

BPAGE DRAWING

rev: 8.9A
Fri May 27 06:47:28 2016

		Project:	120S-11&14IAP
		Engineer:	LUFFY
Size	Title:		
Custom	+V5POA ,+V3P3SX,+V5POSX		
Date:	Tuesday, March 14, 2017	Sheet	40 of 63
		Rev	V01

<XR_PAGEgTITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

</

BPAGE DRAWING

apl_8_UN013.137
Fri May 27 06:47:30 2016

		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title: <NC>		Rev
Custom			V01
Date: Tuesday, March 14, 2017		Sheet 42	of 63

<XR_PAGEgTITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

</

BPAGE DRAWING

apl_18.8A
Fri May 27 06:47:30 2016

		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title: <NC>		Rev
Custom			V01
Date: Tuesday, March 14, 2017		Sheet 43	of 63

D



C

C

B

E

A

1

[PAGE_TITLE=TI PMIC 4 OF 4]

BPAGE DRAWING

apl_ff.s
Fri May 27 06:47:30 2016



Project: 120S-11&14IAP

Engineer: **LUFFY**

	Size
--	------


	Title:
--	---------------



Rev

Custom

V01

Date: Tuesday, March 14, 2017 Sheet 44 of 63





NOTE: CHECK RESET CONNECTION

BPAGE DRAWING

apl_8.LINB14.141
Fri May 27 06:47:32 2016

 3nod三诺		Project: 120S-11&14/AP	
		Engineer: LUFFY	
Size	Title: LED AND BUTTON	Rev	
Custom		V01	
Date:	Tuesday, March 14, 2017	Sheet	46 of 63


<XR_PAGEgTITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

<


BPAGE DRAWING

apl_11.GND
Fri May 27 06:47:32 2016



		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title: <NC>		Rev
Custom			V01
Date: Tuesday, March 14, 2017		Sheet 48	of 63





20170206 Modified



20170209 Modified



20170314 Added C9900/C9902;C9791 changed to NI;C9007 changed to I



20170206 changed




		Project:	120S-11&14IAP
		Engineer:	LUFFY
Size	Title:	Rev	
Custom	USB CHANGER,USB3.0 CONN	Rev	
Date:	Tuesday, March 14, 2017	Sheet	49 of 63

INTERNAL ONLY

BPAGE DRAWING

apl_11.GND
Fri May 27 06:47:32 2016

SD CARD POWER SUPPLY



BPAGE DRAWING

		Project:	120S-11&14/AP
		Engineer:	LUFFY
Size	Title:	Rev	
Custom	<IO&DEBUG CONN>	v01	
Date:	Tuesday, March 14, 2017	Sheet	50 of 63

<XR_PAGE3TITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

INTERNAL ONLY

BPAGE DRAWING

apd_8.LIN&20.205
Fri May 27 06:47:34 2016



		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title: <NC>		Rev
Custom			v01
Date:	Tuesday, March 14, 2017		Sheet 52 of 63

INTERNAL ONLY








BPAGE DRAWING

apl_E.UNS20.205
Fri May 27 06:47:34 2016

		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title:	<NC>	Rev
Custom			V01
Date:	Tuesday, March 14, 2017	Sheet	52 of 63




20170323 Del HOLE 3




INTERNAL ONLY


BPAGE DRAWING

apl_EUN520.205
Fri May 27 06:47:34 2016


		Project: 120S-11&14IAP	
		Engineer: LUFFY	
Size	Title: <SCREW>	Rev	
Custom			
Date: Friday, March 24, 2017	Sheet 53 of 63		V01

59: BATTERY CHARGER







56: DDR POWER SUPPLY




58: 1.05V POWER SUPPLY




59: 1.24V POWER SUPPLY







60: +1.8V POWER SUPPLY



CPU POWER SUPPLY



VCGI / VNN POWER SUPPLY



+VCGI 12.14.61

+VNN 12.14.61

+VSYS 39.54,55,56,61

Apollo Lake Platform Power Map

