



8		7		6		5		4		3		2		1			
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%. 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS. 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.												REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
												?		?	?	?	?
M9 MLB																	
4/12/2006																	
PVT																	
Page		Contents		Sync		Page		Contents		Sync							
(.csa)				Date		(.csa)				Date							
1	1	Table of Contents		N/A		44	46	FireWire Ports		(MASTER)							
2	2	System Block Diagram		(MASTER)		45	49	Internal USB Connections		M1_MLB		02/10/2006					
3	3	Power Block Diagram		(MASTER)		46	52	External USB Connector		M1_MLB		02/10/2006					
4	4	BOM Configuration		(MASTER)		47	55	Left I/O Board Connector		(MASTER)		(MASTER)					
5	5	Functional / ICT Test		(MASTER)		48	56	Current & Thermal Sensors		(MASTER)		(MASTER)					
6	6	Signal Aliases		(M1_MLB)		49	57	PCI-E Connections		M1_MLB		02/10/2006					
7	7	CPU 1 OF 2-FSB		M1_MLB		50	58	SMC		M1_MLB		02/10/2006					
8	8	CPU 2 OF 2-PWR/GND		M1_MLB		51	59	SMC Support		M1_MLB		02/10/2006					
9	9	CPU Decoupling & VID		M1_MLB		52	60	LPC+ Debug Connector		M1_MLB		02/10/2006					
10	10	CPU MISC1-TEMP SENSOR		M1_MLB		53	61	Thermal Sensors		M1_MLB		02/10/2006					
11	11	CPU ITP700FLEX DEBUG		M1_MLB		54	62	Current & Voltage Sensing		M1_MLB		01/05/2006					
12	12	NB CPU Interface		M1_MLB		55	63	SPI B00TROM		M1_MLB		02/10/2006					
13	13	NB PEG / Video Interfaces		M1_MLB		56	64	ALS Support		M1_MLB		02/10/2006					
14	14	NB Misc Interfaces		M1_MLB		57	65	Fan Connectors		M1_MLB		02/10/2006					
15	15	NB DDR2 Interfaces		M1_MLB		58	66	Sudden Motion Sensor (SMS)		M1_MLB		02/10/2006					
16	16	NB Power 1		M1_MLB		59	67	TPM		M1_MLB		02/10/2006					
17	17	NB Power 2		M1_MLB		60	75	IMVP6 CPU VCore Regulator		M1_MLB		02/08/2006					
18	18	NB Grounds		M1_MLB		61	76	5V / 1.5V Power Supply		M1_MLB		02/10/2006					
19	19	NB (GM) Decoupling		M1_MLB		62	77	2.5V & 1.2V Regulators		M1_MLB		02/10/2006					
20	20	NB Config Straps		M1_MLB		63	78	1.8V Supply		M1_MLB		02/10/2006					
21	21	SB: 1 OF 4		M1_MLB		64	79	3.3V / 1.05V Power Supplies		M1_MLB		02/10/2006					
22	22	SB: 2 of 4		M1_MLB		65	80	3.3V G3Hot Supply & Power Control		M1_MLB		02/10/2006					
23	23	SB: 3 OF 4		M1_MLB		66	81	Power Aliases		M1_MLB		12/19/2005					
24	24	SB: 4 OF 4		M1_MLB		67	82	DC-In & Battery Connectors		(MASTER)		(MASTER)					
25	25	SB Decoupling		M1_MLB		68	83	PBus Supply & Batt. Charger		M1_LIO		12/19/2005					
26	26	SB Misc		M1_MLB		69	84	ATI M56 PCI-E		M1_MLB		02/10/2006					
27	27	M9 SMBus Connections		M1_MLB		70	85	GPU (M56) Core Supplies		M1_MLB		02/10/2006					
28	28	DDR2 SO-DIMM Connector A		M1_MLB		71	86	ATI M56 Core Power		M1_MLB		02/10/2006					
29	29	DDR2 SO-DIMM Connector B		M1_MLB		72	87	ATI M56 Frame Buffer I/F		M1_MLB		02/10/2006					
30	30	Memory Active Termination		(M1_MLB)		73	88	GPU Straps		M1_MLB		02/10/2006					
31	31	Memory Vtt Supply		M1_MLB		74	89	GDDR3 Frame Buffer A		M1_MLB		02/10/2006					
32	32	DDR2 VRef		M1_MLB		75	90	GDDR3 Frame Buffer B		M1_MLB		02/10/2006					
33	33	CLOCKS		M1_MLB		76	91	ATI M56 GPIO/DV0/Misc		M1_MLB		02/10/2006					
34	34	Clock Termination		M1_MLB		77	93	ATI M56 Video Interfaces		M1_MLB		02/10/2006					
35	37	Mobile Clocking		M1_MLB		78	94	Internal Display Connectors		M1_MLB		01/09/2006					
36	38	PATA Connector		M1_MLB		79	97	External Display Connector		M1_MLB		11/18/2005					
37	39	FireWire Link (TSB83AA22)		(MASTER)		80	98	M9 Specific Connectors		(MASTER)		(MASTER)					
38	40	FireWire PHY (TSB83AA22)		(MASTER)		81	99	LVDS Interface Pull-downs		M1_MLB		12/19/2005					
39	41	ETHERNET CONTROLLER		M1_MLB		82	100	Revision History		(MASTER)		(MASTER)					
40	42	Ethernet Connector		M1_MLB		83	101	Napa Platform Constraints		M1_MLB		02/10/2006					
41	43	Yukon Power Control		M1_MLB		84	102	More System Constraints		M1_MLB		02/10/2006					
42	44	FW PHY Power Supply		(MASTER)		85	103	M9 Spacing & Physical Constraints		M1_MLB		02/10/2006					
43	45	FireWire Port Power		(M1_MLB)		86	104	M9 Net Properties		M1_MLB		02/10/2006					
ALIASES RESOLVED																	
Schematic / PCB #'s																	
PART NUMBER		QTY	DESCRIPTION		REFERENCE DES	CRITICAL	BOM OPTION										
051-7023		1	SCHEM, MLB, M9		SCH	CRITICAL											
820-2023		1	PCBF, MLB, M9		PCB	CRITICAL											
DRAWING TITLE=SULLY ABBREV=DRAWING LAST_MODIFIED=Wed Apr 12 12:10:18 2006																	
8		7		6		5		4		3		2		1			

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX ± _____		DRAFTER		NOTICE OF PROPRIETARY PROPERTY	
X.XX ± _____		DESIGN CK		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
X.XXX ± _____		ENG APPD		I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
ANGLES ± _____		MFG APPD		IT NOT TO REPRODUCE OR COPY IT	
DO NOT SCALE DRAWING		QA APPD		IT NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
THIRD ANGLE PROJECTION		RELEASE		TITLE	
		SCALE		SCHEM, MLB, M9	
		NONE		DRAWING NUMBER	
		MATERIAL/FINISH NOTED AS APPLICABLE		051-7023	
		SIZE D		REV. B	
				SHT 1 OF 86	



System Block Diagram
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7023	REV. B
	SCALE NONE	SHT 2	OF 86



Power Block Diagram

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE		SHT	OF
NONE		3	86

<

8	7	6	5	4	3	2	1
Functional Test Points							
Power Supply NO_TESTS							
NO_TEST EXPOSED_VIA							
TRUE IMVP6_RBIAS 68							
TRUE P5VS5_RUNSS 61 65							
TRUE P1V5S0_RUNSS 61 65							
TRUE P2V5S3_MODE 62							
TRUE P2V5S3_SHDNRT 62							
TRUE P1V2S3_RT 62							
TRUE P1V2S3_RUNSS 41 62							
TRUE P1V8S3_COMP 63							
TRUE P1V8S3_FSET 63							
TRUE P3V3S5_COMP 64							
TRUE P3V3S5_FSET 64							
TRUE P1V05S0_COMP 64							
TRUE P1V05S0_FSET 64							
TRUE P3V42G3H_FB 65							
TRUE GPUVCORE_COMP 70							
TRUE GPUVCORE_FSET 70							
TRUE GPUBBP_ADJ 70							
CPU FSB NO_TESTS							
NO_TEST EXPOSED_VIA							
TRUE FSB_A_L<31..3> 7 12 86							
TRUE FSB_ADS_L 7 12 86							
TRUE TRUE FSB_ADSTB_L<1..0> 7 12 86							
TRUE FSB_BNR_L 7 12 86							
TRUE FSB_BREQ0_L 7 12 86							
TRUE FSB_D_L<63..0> 7 12 86							
TRUE FSB_DBSY_L 7 12 86							
TRUE TRUE FSB_DINV_L<3..0> 7 12 86							
TRUE FSB_DRDY_L 7 12 86							
TRUE TRUE FSB_DSTBN_L<3..0> 7 12 86							
TRUE TRUE FSB_DSTBP_L<3..0> 7 12 86							
TRUE FSB_HIT_L 7 12 86							
TRUE FSB_HITM_L 7 12 86							
TRUE FSB_LOCK_L 7 12 86							
TRUE FSB_REQ_L<4..0> 7 12 86							
EXPOSED_VIA property indicates that the net should have a via with 10-mil soldermask opening for use as engineering probe point.							
Misc EXPOSED_VIA Nets							
EXPOSED_VIA							
TRUE DMI_N2S_P<1..0> 14 22							
TRUE DMI_N2S_N<1..0> 14 22							
TRUE SB_CLK100M_SATA_P 21 34							
TRUE SB_CLK100M_SATA_N 21 34							
Power Nets							
FUNC_TEST							
TRUE PP0V9_S0 30 31 65 66							
TRUE PP1V05_S0 5 7 8 8 11 12 13 16 17 19 21 24							
TRUE PP1V2_S0 62 65 66 69 70							
TRUE PP1V2_S3 5 39 62 66							
TRUE PP1V5_S0 5 9 8 13 16 17 19 24 25							
TRUE PP1V8_S0 3 61 65 66							
TRUE PP1V8_S3 63 65 66 71 72 74 75							
TRUE PP2V5_S0 5 14 16 19 28 29 31 32 37 54 63							
TRUE PP2V5_S3 17 19 62 65 66 70 77							
TRUE PP3V3_S0 5 39 62 66							
TRUE PP3V3_S3 5 3 53 56 57 59 60 64 65 66 70							
TRUE PP3V3_S5 5 3 5 13 16 17 19 24 25							
TRUE PP5V_S0 27 32 37 41 45 51 56 58 59 62							
TRUE PP5V_S3 11 22 23 24 25 26 55 62							
TRUE PP5V_S5 64 65 69 70							
TRUE PPBUS_G3H 5 26 27 35 45 50 51 52 54 56 57 60 61 65 66							
TRUE GND 5 45 51 61 66 80							
Request for at least 10 GND TPs							
Characterization TPs							
FUNC_TEST							
TRUE IMVP_VR_ON 50 60							
TRUE IMVP_DPRS_LPVR 60 86							
TRUE PM_SLP_S3_L 23 32 39 43 50 54 64 65							
TRUE PM_SLP_S3BATT 41							
TRUE PM_SLP_S4_L 5 23 41 46 47 50 63 65							
TRUE PM_SLP_S5_L 23 50 51							
TRUE P1V5P1V05S0_PG00D 60 64 65							
TRUE CPU_DPRS_TP_L 7 21 60							
TRUE IMVP6_VID<6..0> 9 60							
TRUE FSB_CLK_CPU_N 7 34							
TRUE FSB_CLK_CPU_P 7 34							
TRUE PLT_RST_L 5 14 22 26							
TRUE PLT_RST_L 5 14 22 26							
TRUE PEG_RESET_L 26 69							
TRUE SMC_LRESET_L 26 50							
TRUE TPM_LRESET_L 26 59							
TRUE CPU_STPCLK_L 7 21 86							
TRUE FSB_CLK_NB_P 12 34							
TRUE FSB_CLK_NB_N 12 34							
TRUE CLK_NB_OE_L 14 33							
TRUE NB_CLK100M_GCLKIN_P 14 34							
TRUE NB_CLK100M_GCLKIN_N 14 34							
TRUE GND							
TRUE GND							
TRUE GND							
TRUE GND							
TRUE CPU_THERMTRIP_R 21							
TRUE TP_SB_SUS_CLK 6 23							
MAC-1 TPs							
FUNC_TEST							
TRUE CPU_PWRGD 7 21 86							
TRUE TP_CPU_CPUSLP_L 21							
TRUE PM_DPRS_LPVR 14 23 60 86							
TRUE CPU_DPSLP_L 7 21 86							
TRUE PM_LAN_ENABLE 23 50							
TRUE PCI_RST_L 22 37							
TRUE PM_RSMRST_L 23 50							
TRUE PM_SB_PWROK 23 26							
TRUE SB_RTC_RST_L 21 26							
TRUE PM_STPCPU_L 23 33							
TRUE PM_STPPCI_L 23 33							
TRUE VR_PWRGD_CK410 23 26							
TRUE VR_PWRG00D_DELAY 14 26 60							
TRUE FSB_CPURST_L 7 11 12 86							
TRUE FSB_SLP_CPU_L 7 12							
TRUE FSB_DPWR_L 7 12 86							
TRUE NB_SB_SYNC_L 14 22							
TRUE PP2V5_S0_GPU_TPVDD 77							
TRUE PP2V5_S0_GPU_TXVDDR 77							
TRUE PP2V5_S0_GPU_AVDD 77							
TRUE PP2V5_S0_GPU_A2VDD 77							
TRUE PP2V5_S0_GPU_LPVDD 77							
TRUE PP2V5_S0_GPU_LVDDR 77							
TRUE PP3V3_S0 60 64 65 66 70 75 79							
TRUE PP3V3_S0_CK410_VDD48 29 33 34							
TRUE PP3V3_S0_CK410_VDD_PCI 10 26 21 22 23 24 25 26 27 28							
TRUE PP3V3_S0_CK410_VDD_REF 33							
TRUE PP3V3_S0_CK410_VDD_CPU_SRC 33							
TRUE PP3V3_S0_CK410_VDDA 33							
TRUE PP3V3_FWPHY 6 38 42 43 44							
TRUE PP3V3_FWPHY_AVDD 38							
TRUE PP3V3_FWPHY_PLLVDD 38							
TRUE PP1V95_FWPHY 6 38 42							
TRUE PP1V95_FWPHY_PLLVDD 38							
TRUE PP1V2_S3 5 39 62 66 (=PP1V2_S3_ENET)							
TRUE PP3V3_S3AC 39 41 66 (=PP3V3_S3_ENET)							
TRUE PP2V5_S3 5 39 62 66 (=PP2V5_S3_ENET)							
TRUE PP2V5_S3_ENET_AVDD 39 40							
Fan Connectors							
FUNC_TEST							
TRUE PP5V_S0 87 70 78 79 80							
TRUE FAN_LT_PWM 54 56 57 60 61 65 66							
TRUE FAN_LT_TACH 57							
TRUE FAN_RT_PWM 57							
TRUE FAN_RT_TACH 57							
Battery Connector							
FUNC_TEST							
TRUE BATT_POS 67 68							
TRUE BATT_NEG 67 68							
TRUE SMC_BS_ALERT_L 50 53 67							
TRUE SMBUS_SMC_BSA_SCL 27 50 67							
TRUE SMBUS_SMC_BSA_SDA 27 50 67							
LPC+ Debug Connector							
FUNC_TEST							
TRUE PP3V42_G3H 5 26 27 35 45 50 51 52 54 65 66							
TRUE PP5V_S0 67 70 78 79 80							
TRUE LPC_AD<0> 21 50 52 59							
TRUE LPC_AD<1> 21 50 52 59							
TRUE LPC_FRAME_L 21 50 52 59							
TRUE PM_CLKRUN_L 23 50 52 59							
TRUE BOOT_LPC_SPI_L 22 50 52							
TRUE SMC_TMS 50 51 52							
TRUE DEBUG_RST_L 26 52							
TRUE SMC_TRST_L 50 52							
TRUE SMC_TDO 50 51 52							
TRUE SMC_MD1 50 52							
TRUE SMC_TX_L 50 52							
TRUE FWH_INIT_L 21 50 51 52							
TRUE PCI_CLK_PORT80_LPC 34 52							
TRUE LPC_AD<2> 21 50 52 59							
TRUE LPC_AD<3> 21 50 52 59							
TRUE INT_SERIRQ 23 50 52 59							
TRUE PM_SUS_STAT_L 23 50 51 52 59							
TRUE SMC_TDI 50 51 52							
TRUE SMC_TCK 50 51 52							
TRUE SMC_RST_L 50 51 52							
TRUE SMC_NMI 50 52							
TRUE SMC_RX_L 50 51 52							
TRUE SV_SET_UP 23 52							
Resistor Calibration							
FUNC_TEST							
TRUE PP5V_S0 67 70 78 79 80							
TRUE PP1V8_S3 5 26 33 36 43 47 52							
TRUE PP1V05_S0 54 56 57 60 61 65 66							
TRUE PPVCORE_S0_CPU 5 14 16 19 20 21							
TRUE PPVCORE_S0_GPU 64 66 32 37 54 63 66							
TRUE ISENSE_CAL_EN 17 19 21 24 25 34 35							
TRUE GND 8 9 54 60 66							
TRUE GND 54 66 70 71 76							
TRUE GND 50 54							
Request for at least 2 GND TPs per resistor							
Camera Connector							
FUNC_TEST							
TRUE PP5V_S3 5 45 51 61 66 80							
TRUE USB2_CAMERA_N 6 22 45							
TRUE USB2_CAMERA_P 6 22 45							
TRUE SMBUS_SMC_0_S0_SDA 27 45 50 53							
TRUE SMBUS_SMC_0_S0_SCL 27 50 53							
Thermal Sensors							
FUNC_TEST							
TRUE HSTHMSNS_DX_P 53							
TRUE HSTHMSNS_DX_N 53							
TRUE RSFSTHMSNS_D_P 53							
TRUE RSFSTHMSNS_D_N 53							
SMC TPs							
FUNC_TEST							
TRUE PM_SYSRST_L 23 26 50							
TRUE SMC_ONOFF_L 45 50 51 54							
Left I/O Data Connector							
FUNC_TEST							
TRUE PP1V5_S0 65 66							
TRUE PPBUS_G3H 10 26 33 39 41							
TRUE PP3V42_G3H 5 41 43 47 54 60							
TRUE PP5V_S0_AUDIO 5 26 27 35 45 50							
TRUE GND_AUDIO 54 60 60 67 68							
TRUE ALS_GAIN 47							
TRUE LTALS_OUT 6 47 50							
TRUE ACZ_SDATAIN<0> 47 56							
TRUE ACZ_SDATAOUT 21 47 86							
TRUE ACZ_BITCLK 21 47 86							
TRUE ACZ_RST_L 21 47 86							
TRUE EXCARD_OC_L 6 22 47 51							
TRUE LTUSB_OC_L 6 22 47							
TRUE PM_SLP_S3_LS5V 47 61 65							
TRUE PM_SLP_S4_L 5 23 41 46 47 50 63 65							
TRUE SYS_ONEWIRE 47 50 53							
TRUE MINI_CLKREQ_L 6 33 34 47							
TRUE SMC_EXCARD_CP 47 50 53							
TRUE EXCARD_CLKREQ_L 6 33 34 47							
TRUE SMC_EXCARD_PWR_EN 47 50							
TRUE LI0_PLT_RESET_L 26 47							
TRUE ACZ_SYNC 21 47 86							
TRUE USB2_LT_N 6 22 47							
TRUE USB2_LT_P 6 22 47							
TRUE USB2_EXCARD_N 6 22 47							
TRUE USB2_EXCARD_P 6 22 47							
TRUE PCIE_EXCARD_R2D_C_N 47 49							
TRUE PCIE_EXCARD_R2D_C_P 47 49							
TRUE PCIE_EXCARD_D2R_N 22 47 49							
TRUE PCIE_EXCARD_D2R_P 22 47 49							
TRUE PCIE_CLK100M_EXCARD_P 34 47							
TRUE PCIE_CLK100M_EXCARD_N 34 47							
TRUE USB2_LT2_N 6 22 47							
TRUE USB2_LT2_P 6 22 47							
TRUE PCIE_MINI_R2D_C_N 47 49							
TRUE PCIE_MINI_R2D_C_P 47 49							
TRUE PCIE_MINI_D2R_N 22 47 49							
TRUE PCIE_MINI_D2R_P 22 47 49							
TRUE PCIE_CLK100M_MINI_P 34 47							
TRUE PCIE_CLK100M_MINI_N 34 47							
TRUE SMBUS_SB_SCL 23 27 28 29 33							
TRUE SMBUS_SB_SDA 23 27 28 29 33							
TRUE PCIE_WAKE_L 23 39 47							
TRUE SMC_BC_ACOK 47 50 53 67 68							
Left I/O Power Connector							
FUNC_TEST							
TRUE PP18V5_DCIN 67							
TRUE PP5V_S5 66 70 76 51 61 63 65							
TRUE PP5V_S0_AUDIO_PWR 67							
TRUE GND_AUDIO_PWR 67							
TRUE GND 67							
Request for at least 10 GND test points							
Functional / ICT Test							
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)							
NOTICE OF PROPRIETARY PROPERTY							
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING							
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE							
II NOT TO REPRODUCE OR COPY IT							
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART							
SIZE DRAWING NUMBER REV.							
D 051-7023 B							
SCALE NONE SHT 5 OF 86							
APPLE COMPUTER INC.							





CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50
SO THE TDI PULL UP THROUGH 54.9 OHM,TMS PULL UP THROUGH 54.9 OHM
TCK PULL DOWN THROUGH 54.9 OHM(FOLLOW UP XDP DESIGN REFERENCE)

CPU 1 OF 2-FSB

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7023 REV. B

SCALE NONE SHT 7 OF 86



CPU 2 OF 2-PWR/GND
SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



[illegible]

PLACE U1001 NEAR THE U1200

CPU MISC1-TEMP SENSOR			
SYNC_MASTER=M1_MLB		SYNC_DATE=02/10/2006	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	10	86	

CPU ITP700FLEX DEBUG SUPPORT

(AND WITH RESET BUTTON)

ITP TCK SIGNAL LAYOUT NOTE:
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
CONNECTOR'S FB0 PIN.


CPU ITP700FLEX DEBUG
SYNC_MASTER=MSYNCDATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SIZE	DRAWING NUMBER	REV.
	NONE	051-7023	B
SCALE		SHT	OF
		11	86

ITP TCK SIGNAL LAYOUT NOTE:
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
CONNECTOR'S FBO PIN.

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
	SCALE	SHT	OF
	NONE	11	86



NB CPU Interface
SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB PEG / Video Interfaces

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7023	B
SCALE	SHT	OF
NONE	13	86



NB Misc Interfaces

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE
NONE


SIZE
D

DRAWING NUMBER
051-7023

SHT
14

REV.
B

OF
86



NB DDR2 Interfaces

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

SCALE

NONE

DRAWING NUMBER

051-7023

SHT


15


REV.

B

OF

86





NB Power 2

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE		SHT	OF
NONE		17	86















SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE		SHT	25 OF 86
NONE			

[illegible][illegible]

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
	SCALE	SHT	OF
	NONE	26	86





M9 SMBus Connections

SYNC_MASTER=M1_MLB

SYNC_DATE=01/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes

Power aliases required by this page:

- =PP1V8_S3_MEM
- =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA


BOM options provided by this page:

(NONE)

NOTE: This page does not supply VREF.
The reference voltage must be provided by another page.

"Lower" (surface-mount) slot

DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7023 REV. B

SCALE NONE SHT 28 OF 86

Page Notes

Power aliases required by this page:

- =PP1V8_S3_MEM
- =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA


BOM options provided by this page:

(NONE)

NOTE: This page does not supply VREF.
The reference voltage must be provided by another page.

"Upper" (thru-hole) slot

DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7023	B
SCALE	SHT	OF
NONE	29	86



Memory Active Termination

SYNC_MASTER=(M1_MLB) SYNC_DATE=(11/07/2006)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7023

REV.

B

SCALE

NONE

SHT

30

OF

86

8 7 6 5 4 3 2 1

Page Notes

Power aliases required by this page:
- =PP5V_S0_MEMVTT
- =PP1V8_S0_MEMVTT
- =PP0V9_S0_MEMVTT_LDO

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

DDR2 Vtt Regulator

60 57 56 54 52 47 42 36 25 5
60 79 78 76 67 66 65 61
63 54 37 32 29 28 19 16 14 5
60

PP5V_S0
PP1V8_S3

R3104
220
5%
1/10W
MF-LF
482

PP1V8_S0 MEMVTT_VDDQ
MIN LINE WIDTH=0.2 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=1.8V
MEMVTT_EN_PU
R3100
1K
5%
1/10W
MF-LF
482

C3104
2.2uF
20%
6.3V
CERM1
683

U3100
BD3533FVM
MSOP-8

MEMVTT_EN

C3101
10uF
20%
6.3V
XSR
683

C3103
0.1uF
10%
15V
XSR
482

C3100
1uF
10%
6.3V
CERM
482

C3102
10uF
20%
6.3V
XSR
683

MEMVTT_VREF

PP0V9_S0

C3105
150uF
20%
6.3V
POLY
SNC-LF

If power inputs are not S0,
MEMVTT_EN can be used to
disable MEMVTT in sleep.
Okay to turn off 5v and
leave 1.8V powered in S3.

Memory Vtt Supply		
SYNC_MASTER=M1_MLB		SYNC_DATE=02/10/2006
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE	DRAWING NUMBER	REV.
D	051-7023	B
SCALE	SHT	OF
NONE	31	86

 APPLE COMPUTER INC.

8 7 6 5 4 3 2 1

DDR2 Vtt Regulator

If power inputs are not S0, MEMVTT_EN can be used to disable MEMVTT in sleep.
Okay to turn off 5V and leave 1.8V powered in S3.

Components and Values:

- U3100:** BD3533FVM, MSOP-8
- C3101:** 10uF, 20%, X5R, 603
- C3102:** 10uF, 20%, X5R, 603
- C3103:** 0.1uF, 10V, 20%, X5R, 402
- C3104:** 2.2uF, 20%, CERX1, 603
- C3105:** 150uF, 6.3V, POLY, SMC, LF
- R3104:** 220, 5%, 1/10W, NF, LF, 402
- R3100:** 1K, 5%, 1/10W, NF, LF, 402

Connections:

- PP5V_S0:** Connected to VDDQ and VCC.
- PP1V8_S3:** Connected to MEMVTT_VREF and MEMVTT_EN.
- PP0V9_S0:** Connected to GND.
- MEMVTT_EN:** Connected to EN and MEMVTT_VREF.
- MEMVTT_VREF:** Connected to VREF and MEMVTT_VREF.
- VTT_IN:** Connected to VTT_IN.
- VTT:** Connected to VTT.
- GND:** Connected to GND.

Memory Vtt Supply

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D DRAWING NUMBER 051-7023 REV. B


SCALE NONE SH1 31 OF 86

APPLE COMPUTER INC.

8 7 6 5 4 3 2 1

A

[illegible]



DDR2 VRef

SYNC_MASTER=M1_MLB

SYNC_DATE=12/19/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	NONE	SHT	32 OF 86



FCTSEL	FCTSEL	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST* FOR INT. GRAPHIC SYSTEM
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	SPREAD	SPREAD	SRCT0	SRCC0
1	1	OFF	LOW	SRCT0	SRCC0

* FOR EXT. GRAPHIC SYSTEM

CLOCKS

SYNC_MASTER=MSYNCSYNCBDATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051-7023

REV. B

SCALE NONE

SHT 33

OF 86



NOSTUFF R3450, R3451, R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
#	0	0	0	266M
#	0	0	1	133M
#	0	1	0	166M
	0	1	1	200M
	1	0	0	100M
	1	0	1	333M
	1	1	0	400M
	1	1	1	RESERVED

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

Clock Termination

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

D

051-7023

REV.

B

SCALE


NONE

SHT

34

OF

86



Mobile Clocking

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7023	B
SCALE	SHT	OF
NONE	35	86

[illegible]

1 R3850
100
5%
1/16W
MF-LF
2 402

```

36 21 SATA_RBIAS  ---36 21 SATA_RBIAS
36 21 SATA_RBIAS  --- MAKE_BASE=TRUE


```

1 R3860
24.9
1%
1/16W
MF-LF
2 402

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
	SCALE	SHT OF	
	NONE	36 86	



APPLE COMPUTER INC.



FireWire Link (TSB83AA22)

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.


D

051-7023

B

SCALE NONE

SHT 37 OF 86




FireWire PHY (TSB83AA22)

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE		SHT	OF
NONE		38	86



ETHERNET CONTROLLER

SYNC_MASTER=M1_MLB

SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
BY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
ETHERNET	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
PHY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D

Page Notes


Power aliases required by this page:

- =PP2V5_ENET
- =GND_CHASSIS_ENET

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7023 REV. B

SCALE NONE SHT 40 OF 86





165MA MAX LOAD

$$V_{out} = 1.22V * (1 + R_a/R_b) + (I_{adj} * R_a)$$

$$I_{adj} = 30nA @ 25 \text{ deg C}$$

FW PHY Power Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.		SIZE	DRAWING NUMBER	REV.
		D	051-7023	B
SCALE		NONE	SHT 42 OF 86	

Page Notes


Power aliases required by this page:
- =PPBUS_S0_FWPWSW (system supply for bus power)
- =PP3V3_S0_FWPORTPWSW

Signal aliases required by this page:
- =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
(NONE)


Port Power Switch

FireWire Port Current Sense



Current Limit/Active Late-VG Protection

Late-VG Event Detection



Current Limits
0.020 ohm => 2.4A
0.025 ohm => 2A
0.030 ohm => 1.66A (Ideal)
0.033 ohm => 1.5A

MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

FireWire Port Power

SYNC_MASTER=(M1_MLB) SYNC_DATE=(11/03/2005)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7023	B
SCALE	SHT	OF
NONE	43	86

Page Notes

Power aliases required by this page:

- =PPFW_PORT1
- =PP3V3_S5_FWLATEVG
- =GND_CHASSIS_FW_PORT1

Signal aliases required by this page:

(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:


(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB Xnets.

1394b implementation based on Apple
FireWire Design Guide (FWDG 0.6, 5/14/03)

BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b V1.33

Place close to FireWire PHY



PP3V3_FWPHY

R4690 332

PP2V4_FWLATEVG_R

VOLTAGE=2.4V MIN_NEPW_WIDTH=8.38 mm

PP2V4_FWLATEVG_VG

MIN_LINE_WIDTH=8.38 mm VOLTAGE=2.4V

400-OHM-EMI

SM-1



C4691 0.1uF

C4692 0.001uF

CRITICAL D4690

ESD and late-VG rail for snap-back diodes (Common to all ports)

MMB2522B SOT23



```

FireWire Ports
SYNC_MASTER=(MASTER)          SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

III NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

```



APPLE COMPUTER INC.

SIZE


DRAWING NUMBER

REV.


SCALE

SHT


86



Port Power Switch



Right USB Port



Place L5200, L5205 and L5206 across moat

External USB Connector

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7023

REV.

B

SCALE


NONE

SHT

46

OF

86



Left I/O Board Connector

Left I/O Board Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7023	B
SCALE	SHT	OF
NONE	47	86



Current & Thermal Sensors

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE		SHT	OF
NONE		48	86






SMC Reset Button / Brownout Detect




Silk: "SMC RST"

SMC Crystal Circuit




Debug Power Button

Silk: "PWR BTN"




SMC AVREF Supply




SMC PWRGD Circuit



Reports when 5V S5 and 3.3V S5 are in regulation



SMC 1.05V to 3.3V Level Shifting



SMC 3.3V to 1.05V Level Shifting



SMC Support

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7023

REV.

B

SCALE


NONE

SHT

51

OF

86



LPC+ Debug Connector

SYNC_MASTER=M1_MLB

SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7023	B
SCALE	SHT 52 OF 86	
NONE		





```
R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH
ICH7M AND TEK0A(LAN CHIP)
```

R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M

R6303 SHOULD BE PLACED LESS THAN 100 MILS FROM FLASH ROM

SPI BOOTROM

SYNC_MASTER=M\$SYNCBDATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

SIZE	DRAWING NUMBER	REV.
D	051-7023	B

D	SEE FILE	D
DATE	FILE	OF

SCALE	SHT	OF
NONE	55	86



ALS Support

SYNC_MASTER=M1_MLB

SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE		SHT	OF
NONE		56	86



Fan Connectors

SYNC_MASTER=M1_MLB

SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE		SHT	OF
NONE		57	86





TPM		
SYNC_MASTER=M1_MLB		SYNC_DATE=02/10/2006
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 59 OF 86		
NONE			



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	1	0	1-Phase	DCM

$V_{out} = \text{Gain} * ((2.1 \text{ mV/A} * I_{load}) + V_{offset})$
 $V_{offset} = (V_{drp_offset} * K_{droop}) + V_{amp_offset}$
 $\text{Gain} = R_c / (R_a + R_b)$
 $V_{offset \text{ worst-case}} \sim 2.3\text{mV} (+/- \sim 1\text{A offset})$
 $V_{out @ 36A} = 2.44\text{V} - 2.60\text{V}$

IMVP6 CPU VCore Regulator

SYNC_MASTER=M1_MLB SYNC_DATE=02/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-7023

B

SCALE


SHT

60


OF

86


2.5V S3 Regulator




2.5V S0 FET



1.2V S3 Regulator




1.2V S0 FET



2.5V & 1.2V Regulators

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



1.8V S3 Current Sense

1.8V S0 FET

1.8V Supply

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE		SHT	OF
NONE		63	86



3.3V S0 FET

3.3V S5 Regulator

3.3V S3 FET

1.05V S0 Regulator

1.05V Current Sense

3.3V / 1.05V Power Supplies

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DRAWING NUMBER	051-7023	REV.	B
SCALE	NONE	SHT	64 OF 86



APPLE COMPUTER INC.


Power Control Signals



3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation



Unused PG00D Signals


```

65 61 TP P5V P1V5 PG00D — TP P5V P1V5 PG00D 61 65
      — MAKE BASE=TRUE
65 63 TP P1V8S3 PG00D — TP P1V8S3 PG00D 63 65
      — MAKE BASE=TRUE

```

Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation



LTC2908 threshold is 95% (4.75V, 3.135V, 2.375V, 1.71V, 1.14V, 0.86V)

3.3V G3Hot Supply & Power Control

SYNC_MASTER=M1_MLB	SYNC_DATE=02/10/2006
--------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-7023	B
---	----------	---

SCALE	SHT	65	OF	86
NONE				



Place XW8200/8210 at 5V switcher

CRITICAL
J8290
 87438-0832
 M-RT-SM

(2 Amps)
PP5V_S0 AUDIO_PWR
 MIN_LINE_WIDTH=0.6 mm
 MIN_NECK_WIDTH=0.4 mm
 VOLTAGE=5V

XW8200
 SM

PP5V_S0
 5 25 31 36 42 47 52 54 56 57 60
 61 65 66 70 78 79 80

(2 Amps)
GND_AUDIO_PWR
 MIN_LINE_WIDTH=0.6 mm
 MIN_NECK_WIDTH=0.4 mm
 VOLTAGE=5V

XW8210
 SM

PP5V_S5
 5 25 46 51 61 63 64 65 66 70

PP18V5 DCIN
 VOLTAGE=18.5V
 MIN_LINE_WIDTH=0.60mm
 MIN_NECK_WIDTH=0.20mm

518S0146

D8201
 1SS355
 SOD-323

PPDCIN_G3H_R
 VOLTAGE=18.5V
 MIN_LINE_WIDTH=0.50mm
 MIN_NECK_WIDTH=0.20mm

R8207
 47
 5%
 1/8W
 MF-LF

PPDCIN_G3H
 65 66 68

[illegible]

CRITICAL

J8250

87438-1043

M-RT-SM

The diagram shows a 10-pin connector on the left, labeled M-RT-SM. The pins are numbered 1 through 10. Pin 1 is connected to BATT_NEG. Pin 2 is connected to SMC BS ALRT_L. Pin 3 is connected to SMBUS_SMC_BSA_SD. Pin 4 is connected to SMBUS_SMC_BSA_SC. Pin 5 is connected to (HOST_DETECT_L). Pin 6 is connected to BATT_POS. Pin 7 is connected to BATT_POS. Pin 8 is connected to BATT_POS. Pin 9 is connected to BATT_POS. Pin 10 is connected to BATT_POS. The connector is labeled 518S0391.

1

2

3

4

5

6

7

8

9

10

BATT_NEG

SMC BS ALRT_L

SMBUS_SMC_BSA_SD

SMBUS_SMC_BSA_SC

(HOST_DETECT_L)

BATT_POS

BATT_NEG

MAKE BASE TRUE

MIN_NECK_WIDTH=0.6mm

BATT_NEG

BATT_POS

MAKE BASE TRUE

MIN_NECK_WIDTH=0.6mm

BATT_POS

5 67 68

5 67 68

5 67 68

5 67 68


518S0391


ACIN Detection

$V_{ref} = 3.42V * (R2a / (R1a + R2a))$
 $V_{th} = (V_{ref} / (R2b / (R1b + R2b)))$
 $V_{ref} = 1.20V$
 $V_{th} = 13.4V$

DC-In & Battery Connectors	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
	SCALE	SHT	OF
	NONE	67	86





GPU VCore Supply

GPU VCore Current Sense

Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC to BBP pins.
NOTE: BBP tracks VDDC based on GPU voltage GPIO0.

$$V_{out}(low) = 0.6V * (1 + R_a / R_b)$$
$$V_{out}(high) = 0.6V * (1 + R_a / R_{eq})$$
$$R_{eq} = R_b || R_c$$

Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.55V when active. When inactive, provides VSS to BBN pins.

GPU (M56) Core Supplies

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-7023

B

SCALE

NONE

SHT

70

OF


86

Page Notes

Power aliases required by this page:
- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



ATI M56 Core Power

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7023 REV. B

SCALE NONE SHT 71 OF 86

Page Notes

Power aliases required by this page:
- PP1V8R2V0_S0_FB_GPU

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

OMIT

U8400
M56P
BGA
(3 OF 7)

MEMORY INTERFACE A

READ STROBE

WRITE STROBE

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*


CASA0*


WEA0*

ODTA0

CLKA1

CLKA1*





Page Notes

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

GDDR3 Frame Buffer B

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7023	B
SCALE	SHT	OF
NONE	75	86

```
Power aliases required by this page:
- =PP3V3_GPU_GPIOS
- =PP2V5_PVDD
- =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:
- =I2C_GPU_TMDS_SDA - I2C data line for
external TMDS transmitters
- =I2C_GPU_TMDS_SCL - I2C clock line for
external TMDS transmitters

BOM options provided by this page:
(NONE)
```



SIZE D	DRAWING NUMBER 051-7023	REV.
SCALE NONE	SHT 76	OF 86

Page Notes


Power aliases required by this page:

- =PP2V5_S0_GPU
- =PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Sum of peak currents on this page: 605mA



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

ATI M56 Video Interfaces

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7023	B
SCALE	SHT	OF
NONE	77	86



ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL		
	VGA	VGA	GPU_R2	77 79
	VGA	VGA	GPU_G2	77 79
	VGA	VGA	GPU_B2	77 79
	LVDS	LVDS	LVDS_U_CLK_P	77 78 81
	LVDS	LVDS	LVDS_U_CLK_N	77 78 81
	LVDS	LVDS	LVDS_U_DATA_P<2..0>	77 78 81
	LVDS	LVDS	LVDS_U_DATA_N<2..0>	77 78 81
	LVDS	LVDS	LVDS_L_CLK_P	77 78 81
	LVDS	LVDS	LVDS_L_CLK_N	77 78 81
	LVDS	LVDS	LVDS_L_DATA_P<2..0>	77 78 81
	LVDS	LVDS	LVDS_L_DATA_N<2..0>	77 78 81
	LVDS	LVDS	LVDS_U_CLK_P	77 78 81
	LVDS	LVDS	LVDS_U_CLK_N	77 78 81
	LVDS	LVDS	LVDS_U_DATA_CONN_P<2..0>	78 81
	LVDS	LVDS	LVDS_U_DATA_CONN_N<2..0>	78 81
	LVDS	LVDS	LVDS_L_CLK_P	77 78 81
	LVDS	LVDS	LVDS_L_CLK_N	77 78 81
	LVDS	LVDS	LVDS_L_DATA_CONN_P<2..0>	78 81
	LVDS	LVDS	LVDS_L_DATA_CONN_N<2..0>	78 81
	TMDS	TMDS	TMDS_CLK_P	77 79 86
	TMDS	TMDS	TMDS_CLK_N	77 79 86
	TMDS	TMDS	TMDS_DATA_P<5..3>	86
	TMDS	TMDS	TMDS_DATA_N<5..3>	86
	TMDS	TMDS	TMDS_DATA_P<2..0>	86
	TMDS	TMDS	TMDS_DATA_N<2..0>	86

Internal Display Connectors
SYNC_MASTER=M1_MLB SYNC_DATE=01/09/2006


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7023	REV. B
	SCALE NONE	SHT 78	OF 86

TMDS Filtering

Place series R's and differential termination close to GPU, common mode chokes near connector.





M9 Specific Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

C

B

A

D


C

B

A

LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be 0V.



LVDS Interface Pull-downs

SYNC_MASTER=M1_MLB SYNC_DATE=12/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7023	B
SCALE	SHT	OF
NONE	81	86

8		7		6		5		4		3		2		1	
Revision History															

Revision History

SYNC_MASTER=(MASTER)SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7023	B
SCALE	SHT	OF
NONE	82	86

