

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, MLB-PRQ, M59

02/12/2007

BOM Update for Post Ramp Qualifications

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
B		486797	PRODUCTION RELEASED	02/12/07	

D

D

Page	Contents	Sync	Date
1	Table of Contents	N/A	N/A
2	System Block Diagram	N/A	N/A
3	Power Block Diagram	N/A	N/A
4	BOM Configuration	N/A	N/A
5	Functional / ICT Test	N/A	N/A
6	Signal Aliases/Misc Comps	N/A	N/A
7	CPU 1 OF 2-FSB	(MASTER)	(MASTER)
8	CPU 2 OF 2-PWR/GND	(MASTER)	(MASTER)
9	CPU Decoupling & VID	(MASTER)	(MASTER)
10	CPU MISC1- TEMP SENSOR	(MASTER)	(MASTER)
11	CPU ITP700FLEX DEBUG	(MASTER)	(MASTER)
12	NB CPU Interface	(MASTER)	(MASTER)
13	NB PEG / Video Interfaces	(MASTER)	(MASTER)
14	NB Misc Interfaces	(MASTER)	(MASTER)
15	NB DDR2 Interfaces	(MASTER)	(MASTER)
16	NB Power 1	(MASTER)	(MASTER)
17	NB Power 2	(MASTER)	(MASTER)
18	NB Grounds	(MASTER)	(MASTER)
19	NB (GM) Decoupling	M59_MG	07/25/2006
20	NB Config Straps	(MASTER)	(MASTER)
21	SB: 1 OF 4	(MASTER)	(MASTER)
22	SB: 2 of 4	(MASTER)	(MASTER)
23	SB: 3 OF 4	M59_MG	07/25/2006
24	SB: 4 OF 4	(MASTER)	(MASTER)
25	SB Decoupling	(MASTER)	(MASTER)
26	SB Misc	(MASTER)	(MASTER)
27	M1 SMBus Connections	(MASTER)	(MASTER)
28	DDR2 SO-DIMM Connector A	(MASTER)	(MASTER)
29	DDR2 SO-DIMM Connector B	(MASTER)	(MASTER)
30	Memory Active Termination	(MASTER)	(MASTER)
31	Memory Vtt Supply	(MASTER)	(MASTER)
32	DDR2 VRef	(MASTER)	(MASTER)
33	CLOCKS	(MASTER)	(MASTER)
34	Clock Termination	M59_MG	05/07/2006
35	Mobile Clocking	(MASTER)	(MASTER)
36	PATA Connector	(MASTER)	(MASTER)
37	FireWire Link (TSB83AA22)	(MASTER)	(MASTER)
38	FireWire PHY (TSB83AA22)	(MASTER)	(MASTER)
39	ETHERNET CONTROLLER	(MASTER)	(MASTER)
40	Ethernet Connector	(MASTER)	(MASTER)
41	Yukon Power Control	(MASTER)	(MASTER)

Page	Contents	Sync	Date
42	FW PHY Power Supply	(MASTER)	(MASTER)
43	FireWire Port Power	(MASTER)	(MASTER)
44	FireWire Ports	(MASTER)	(MASTER)
45	Camera Connector	(MASTER)	(MASTER)
46	External USB Connector	(MASTER)	(MASTER)
47	Left I/O Board Connector	(MASTER)	(MASTER)
48	PCI-E Connections	(MASTER)	(MASTER)
49	SMC	(MASTER)	(MASTER)
50	SMC Support	(MASTER)	(MASTER)
51	LPC+ Debug Connector	(MASTER)	(MASTER)
52	Thermal Sensors	(MASTER)	(MASTER)
53	Current & Voltage Sensing	(MASTER)	(MASTER)
54	SPI BOOTROM	(MASTER)	(MASTER)
55	ALS Support	(MASTER)	(MASTER)
56	Fan Connectors	(MASTER)	(MASTER)
57	Sudden Motion Sensor (SMS)	(MASTER)	(MASTER)
58	TPM	(MASTER)	(MASTER)
59	IMVP6 CPU VCore Regulator	(MASTER)	(MASTER)
60	5V / 1.5V Power Supply	(MASTER)	(MASTER)
61	2.5V & 1.2V Regulators	M59_MG	05/07/2006
62	1.8V Supply	M59_MG	05/07/2006
63	3.3V / 1.05V Power Supplies	M59_MG	05/07/2006
64	3.3V G3Hot Supply & Power Control	M59_MG	08/01/2006
65	Power Aliases	M59_MG	05/07/2006
66	PBus-In, Batt. & 3G Pwr Connectors	(MASTER)	(MASTER)
67	ATI M56 PCI-E	(MASTER)	(MASTER)
68	GPU (M56) Core Supplies	(MASTER)	(MASTER)
69	ATI M56 Core Power	(MASTER)	(MASTER)
70	ATI M56 Frame Buffer I/F	(MASTER)	(MASTER)
71	GPU Straps	M59_MG	07/25/2006
72	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
73	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
74	ATI M56 GPIO/DVO/Misc	(MASTER)	(MASTER)
75	ATI M56 Video Interfaces	(MASTER)	(MASTER)
76	Internal Display Connectors	M59_MG	07/25/2006
77	External Display Connector	M59_MG	07/25/2006
78	M59 Specific Connectors	(MASTER)	(MASTER)
79	LVDS Interface Pull-downs	M59_MG	08/01/2006
80	Revision History	N/A	
81	Napa Platform Constraints	(MASTER)	(MASTER)
82	More System Constraints	(MASTER)	(MASTER)
83	M59 Spacing & Physical Constraints	(MASTER)	(MASTER)
84	M59 Net Properties	(MASTER)	(MASTER)
85	22uF Capacitor BOM Configuration	N/A	N/A

C

C

B

B

A


A

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7270	1	SCHEM, MLB-PRQ, M59	SCH	CRITICAL	
820-2054	1	PCBF, MLB, M59	PCB	CRITICAL	

DRAWING
TITLE=M59_MLB
ABBREV=DRAWING
LAST_MODIFIED=Mon Feb 12 10:35:04 2007

DIMENSIONS ARE IN MILLIMETERS XX ± _____ X.XX ± _____ X.XXX ± _____ ANGLES ± _____ DO NOT SCALE DRAWING	METRIC				 Apple Computer Inc.	
					NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
 THIRD ANGLE PROJECTION	DRAFTER		DESIGN CK		TITLE	
	ENG APPD		MFG APPD			
	QA APPD		DESIGNER			
	RELEASE		SCALE NONE			
	MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D		DRAWING NUMBER 051-7270	
					REV. B SHT 1 OF 105	



System Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7270	B
SCALE		SHT	OF
NONE		2	105



Power Block Diagram

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7270	B
SCALE	SHT	3	OF 105
NONE			

8		7		6		5		4		3		2		1	
Original Production BOMs (SS VRAM, All SS/MU Caps)															
BOM NUMBER		BOM NAME			BOM OPTIONS										
630-7849		PCBA, 2.16, 128VR-SS, SAM-CAP, M59, MBP15			EEE_WTE, M59_COMMON, CPU_2_16GHZ, VRAM_SAM128, CAP22UF_ALLSAM, ODD_NONLOCK_CONN										
630-7919		PCBA, 2.16, 128VR-SS, MUR-CAP, M59, MBP15			EEE_X34, M59_COMMON, CPU_2_16GHZ, VRAM_SAM128, CAP22UF_ALLMURA, ODD_NONLOCK_CONN										
630-7851		PCBA, 2.33, 256VR-SS, SAM-CAP, M59, MBP15			EEE_WTG, M59_COMMON, CPU_2_33GHZ, VRAM_SAM256, CAP22UF_ALLSAM, ODD_NONLOCK_CONN										
630-7920		PCBA, 2.33, 256VR-SS, MUR-CAP, M59, MBP15			EEE_X35, M59_COMMON, CPU_2_33GHZ, VRAM_SAM256, CAP22UF_ALLMURA, ODD_NONLOCK_CONN										
Mixed Cap BOMs															
BOM NUMBER		BOM NAME			BOM OPTIONS										
630-7964		PCBA, 2.16, 128VR-SS, SAM_TYO-CAP, M59, MBP15			EEE_XAC, M59_COMMON, CPU_2_16GHZ, VRAM_SAM128, CAP22UF_MIXSAM, ODD_NONLOCK_CONN										
630-7965		PCBA, 2.16, 128VR-SS, MUR_TYO-CAP, M59, MBP15			EEE_XAD, M59_COMMON, CPU_2_16GHZ, VRAM_SAM128, CAP22UF_MIXMURA, ODD_NONLOCK_CONN										
630-7966		PCBA, 2.33, 256VR-SS, SAM_TYO-CAP, M59, MBP15			EEE_XAE, M59_COMMON, CPU_2_33GHZ, VRAM_SAM256, CAP22UF_MIXSAM, ODD_NONLOCK_CONN										
630-7967		PCBA, 2.33, 256VR-SS, MUR_TYO-CAP, M59, MBP15			EEE_XAF, M59_COMMON, CPU_2_33GHZ, VRAM_SAM256, CAP22UF_MIXMURA, ODD_NONLOCK_CONN										
Qimonda (Infineon) VRAM BOMs															
BOM NUMBER		BOM NAME			BOM OPTIONS										
630-7982		PCBA, 2.16, 128VR-QM, SS-CAP, M59, MBP15			EEE_XBU, M59_COMMON, CPU_2_16GHZ, VRAM_INF128, CAP22UF_ALLSAM, ODD_NONLOCK_CONN										
630-7983		PCBA, 2.16, 128VR-QM, MU-CAP, M59, MBP15			EEE_XBV, M59_COMMON, CPU_2_16GHZ, VRAM_INF128, CAP22UF_ALLMURA, ODD_NONLOCK_CONN										
630-7984		PCBA, 2.33, 256VR-QM, SS-CAP, M59, MBP15			EEE_XBW, M59_COMMON, CPU_2_33GHZ, VRAM_INF256, CAP22UF_ALLSAM, ODD_NONLOCK_CONN										
630-7985		PCBA, 2.33, 256VR-QM, MU-CAP, M59, MBP15			EEE_XBX, M59_COMMON, CPU_2_33GHZ, VRAM_INF256, CAP22UF_ALLMURA, ODD_NONLOCK_CONN										
630-7986		PCBA, 2.16, 128VR-QM, SS_TY-CAP, M59, MBP15			EEE_XBY, M59_COMMON, CPU_2_16GHZ, VRAM_INF128, CAP22UF_MIXSAM, ODD_NONLOCK_CONN										
630-7987		PCBA, 2.16, 128VR-QM, MU_TY-CAP, M59, MBP15			EEE_XBZ, M59_COMMON, CPU_2_16GHZ, VRAM_INF128, CAP22UF_MIXMURA, ODD_NONLOCK_CONN										
630-7988		PCBA, 2.33, 256VR-QM, SS_TY-CAP, M59, MBP15			EEE_XC0, M59_COMMON, CPU_2_33GHZ, VRAM_INF256, CAP22UF_MIXSAM, ODD_NONLOCK_CONN										
630-7989		PCBA, 2.33, 256VR-QM, MU_TY-CAP, M59, MBP15			EEE_XC1, M59_COMMON, CPU_2_33GHZ, VRAM_INF256, CAP22UF_MIXMURA, ODD_NONLOCK_CONN										
Bar Code Label / EEE #'s															
PART NUMBER		QTY	DESCRIPTION			REFERENCE DES	CRITICAL	BOM OPTION							
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM			[EEE:WTE]	CRITICAL	EEE_WTE							
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM			[EEE:WTG]	CRITICAL	EEE_WTG							
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM			[EEE:X34]	CRITICAL	EEE_X34							
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM			[EEE:X35]	CRITICAL	EEE_X35							
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM			[EEE:XAC]	CRITICAL	EEE_XAC							
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM			[EEE:XAD]	CRITICAL	EEE_XAD							
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM			[EEE:XAE]	CRITICAL	EEE_XAE							
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM			[EEE:XAF]	CRITICAL	EEE_XAF							
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM			[EEE:XBU]	CRITICAL	EEE_XBU							
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM			[EEE:XBV]	CRITICAL	EEE_XBV							
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM			[EEE:XBW]	CRITICAL	EEE_XBW							
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM			[EEE:XBX]	CRITICAL	EEE_XBX							
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM			[EEE:XBY]	CRITICAL	EEE_XBY							
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM			[EEE:XBZ]	CRITICAL	EEE_XBZ							
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM			[EEE:XC0]	CRITICAL	EEE_XC0							
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM			[EEE:XC1]	CRITICAL	EEE_XC1							
BOMOPTION Groups															
BOM GROUP		BOM OPTIONS													
M59_COMMON		ALTERNATE, COMMON, M59_COMMON1, M59_COMMON2, M59_COMMON3													
M59_COMMON1		BOOTROM_FINAL, ENET_LOW_PWR_EN, ENET_PWR_S3AC, GPU_BB_CTL, D3CPGOOD_3V3													
M59_COMMON2		ITP, KBDLED_HAS, LPCPLUS, LVDS_PD, MEMVREF_S3													
M59_COMMON3		MEMVTT_EN_PU, RTUSB_ESD, SMC_PRGRM, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU													
VRAM_INF128		GPU_MEM_NOT_SAM, VRAM_128_INFINEON													
VRAM_SAM128		VRAM_128_SAMSUNG													
VRAM_INF256		GPU_MEM_256M, GPU_MEM_NOT_SAM, VRAM_256_INFINEON													
VRAM_SAM256		GPU_MEM_256M, VRAM_256_SAMSUNG													
M59_TPM		TPM													
CAP22UF_ALLSAM		CAP22UF_SAM, CAP22UF_SAM_CRIT													
CAP22UF_ALLMURA		CAP22UF_MURA, CAP22UF_MURA_CRIT													
CAP22UF_MIXSAM		CAP22UF_TAIYO, CAP22UF_SAM_CRIT													
CAP22UF_MIXMURA		CAP22UF_TAIYO, CAP22UF_MURA_CRIT													
Module Parts															
PART NUMBER		QTY	DESCRIPTION			REFERENCE DES	CRITICAL	BOM OPTION							
333S0354		4	IC, SGRAM, GDDR3, 8MX32, 768MHZ, 136 FBGA			U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG							
333S0350		4	IC, SGRAM, GDDR3, 16MX32, 768MHZ, 136 FBGA			U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG							
333S0358		4	IC, SGRAM, GDDR3, 8MX32, 768MHZ, 136 FBGA			U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX							
333S0351		4	IC, SGRAM, GDDR3, 16MX32, 768MHZ, 136 FBGA			U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX							
333S0376		4	IC, SGRAM, GDDR3, 8MX32, 768MHZ, 136 FBGA			U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_INFINEON							
333S0377		4	IC, SGRAM, GDDR3, 16MX32, 680MHZ, 136 FBGA			U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_INFINEON							
337S3391		1	IC, MDC, B2, PRQ, 2.16G, 34W, 667M, 4M, 479BGA			U0700	CRITICAL	CPU_2_16GHZ							
337S3393		1	IC, MDC, B2, PRQ, 2.33G, 34W, 667M, 4M, 479BGA			U0700	CRITICAL	CPU_2_33GHZ							
341S1922		1	IC, EFI, BOOTROM DEVELOPMENT (UNLOCKED), M59			U6301	CRITICAL	BOOTROM_DEVEL							
341S2006		1	IC, EFI, BOOTROM FINAL (LOCKED), M59			U6301	CRITICAL	BOOTROM_FINAL							
338S0274		1	IC, SMC, HS8/2116			U5800	CRITICAL	SMC_BLANK							
341S1929		1	IC, PRGRM, SMC (NEW), M59			U5800	CRITICAL	SMC_PRGRM							
338S0269		1	IC, 945GM, NORTHBRIDGE			U1200	CRITICAL								
338S0270		1	IC, BBES053, GIGABIT ENET XCVR, 64P QFN, NO			U4101	CRITICAL								
338S0368		1	IC, ATI, M56L-LLP, GRPHXCRTL, LF 8808GA			U8400	CRITICAL								
341S1789		1	IC, TPM, 28-PIN TSSOP			U6700	CRITICAL	TPM							
341S1797		1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8			U4102	CRITICAL								
343S0385		1	IC, ICH7M, BGA			U2100	CRITICAL								
353S1461		1	IC, ISL95004, SYNC REG CTRL, QFN48			U7530	CRITICAL								
359S0109		1	LOW POWER CLOCK SYNTHESIZER, 68PIN			U3301	CRITICAL								
Alternate Parts															
PART NUMBER		ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:										
128S0094		128S0060		ALL	330uF, 2V, 500MH, D2										
128S0095		128S0060		ALL	330uF, 2V, 600MH, D2										
128S0061		128S0061		ALL	150uF, 6.3V, 250MH, C2										
376S0448		376S0445		ALL	S17806ADN For FDM6206										
353S1465		353S1461		ALL	Screened ISL6262 For ISL9504										
152S0287		152S0435		ALL	Alternates For GIGABYTE M6200										
128S0093		128S0092		ALL	33uF, 16V, D2										
157S0030		157S0011		ALL	TKX Ethernet XPM for EAE										
353S1381		353S1278		ALL	ISL60000 For M62000 and M6200										
BOM Configuration															
SYNC_MASTER=N/A SYNC_DATE=N/A															
NOTICE OF PROPRIETARY PROPERTY															
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING															
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE															
II NOT TO REPRODUCE OR COPY IT															
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART															
APPLE COMPUTER INC.															
D 051-7270 B															
SCALE NONE SHIT 4 OF 105															

	TRUE	FSB_HIT_L<=S[1]>	7B3 7B4 7C3 7C4 12B4 B4D6	FUNC_TEST	
	TRUE	FSB_HIITM_L	7D6 12B4 B4D6	TRUE	=PP3V3_S5
	TRUE	FSB_LOCK_L	7D6 12B4 B4D6	TRUE	=PP5V_S0_L
	TRUE	FSB_REQ_L<4..0>	7DB 12A4 12B4 B4D6	TRUE	LPC_AD<0>
				TRUE	LPC_AD<1>
				TRUE	LPC_FRAME
				TRUE	PM_CLKRUN

	TRUE	FSB_HIT_L	783 784 7C3 7C4 1284 84D6	FUNC_TEST
	TRUE	FSB_HIITM_L	7D6 1284 84D6	TRUE =PP3V3_S5
	TRUE	FSB_LOCK_L	7D6 1284 84D6	TRUE =PP5V_S0_L
	TRUE	FSB_REQ_L<4..0>	7DB 12A4 1284 84D6	TRUE LPC_AD<0>
				TRUE LPC_AD<1>
				TRUE LPC_FRAME
				TRUE PM_CLKRUN

```

Left ALS C
FUNC_TEST
TRUE      =PP3V3_S3
TRUE      ALS_GAIN
TRUE      I TALS_OUT

```

Current Sense

FUNC_TEST	
TRUE	ISENSE CA
TRUE	=PP5V_S0
TRUE	=PP1V8_S3

Camera Connector

Pin	Signal	Value	Part
1	FUNC_TEST	TRUE	PP5V_S3_CAMERA (45C3 6581)
2	TRUE	USB2_CAMERA_N	6C3 45C3
3	TRUE	USB2_CAMERA_P	6D3 45B3
4	GND		
5	GND		
6	GND		

RTC Battery

Pin	Signal	Value	Part
1	TRUE	PPVBATT_GND	
2	TRUE	GND	

6	5	4	3
---	---	---	---

	R0_TEST	EXPOSED_VIA			FUNC_TEST
	TRUE		FSB_A L<31...3>	7C8 708 12C4 12D4 84D6	
	TRUE		FSB_ADS_L	7D6 12C4 84D6	TRUE =PP5V S0_F
	TRUE	TRUE	FSB_ADSTB L<1...0>	7C8 708 12C4 B4C6	TRUE FAN_LT_PWM
	TRUE		FSB_BNR_L	7D6 12C4 84D6	TRUE FAN_LT_TAC
	TRUE		FSB_BREQ0_L	7D6 12C4 84D6	
	TRUE		FSB_D_L<63...0>	783 784 7C3 7C4 1286 12C6 12D6 84D6	TRUE FAN_RT_PWM
	TRUE		FSB_DBSY_L	7D6 1284 84D6	TRUE FAN_RT_TAC

	TRUE	SMC_TMS
	TRUE	DEBUG_RST
	TRUE	SMC_TRST_L
	TRUE	SMC_TDO
	TRUE	SMC_MD1
	TRUE	SMC_TX_L
	TRUE	FWH_INIT_L
	TRUE	PCI_CLK_PO

 **TRUE** =PP3V3_S3
 **TRUE** ALS_GAIN
 **TRUE** LTALS_OUT
 **TRUE** GND

Thermal Diode

Other Func Test

FUNC_TEST


TRUE =PP1V05_S


TRUE PM_SYSRST

Camera Connector

Timing diagram for Inverter Connector. The diagram shows three signals: TRUE, GND, and PPV5V_S3_CAMERA. The signals are labeled with their respective pin numbers: 45C3, 45C3, 6C3, 45C3, 6D3, 45B3.

Timing diagram showing digital signals (TRUE, GND_INVERTER, INVERTER_PWM, PPSV_INVERTER_SW) over time. The diagram is divided into four sections labeled 6, 5, 4, and 3.





CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50
SO THE TDI PULL UP THROUGH 54.9 OHM,TMS PULL UP THROUGH 54.9 OHM
TCK PULL DOWN THROUGH 54.9 OHM(FOLLOW UP XDP DESIGN REFERENCE)

CPU 1 OF 2-FSB

SYNC_MASTER=(MASTER)SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE D

DRAWING NUMBER 051-7270

REV. B

SCALE NONE

SHT 7 OF 105



CPU 2 OF 2-PWR/GND

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE
NONE


SIZE
D


DRAWING NUMBER
051-7270

SHT
8

REV.
B

OF
105






 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7270	REV. B
	SCALE NONE	SHT 10 OF 105	



www.laptop-schematics.com


CPU ITP700FLEX DEBUG SUPPORT

Note: This connection to 1V5_S0 is to steal this mounting pad to add to the 1.5V S0 shape and to provide better feeding of the 1.5V NB rail through its current sense resistor



CPU ITP700FLEX DEBUG		
SYNC_MASTER=(MASTER)		SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7270	B
SCALE		SHT	OF
NONE		11	105



NB CPU Interface

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7270	REV. B
	SCALE NONE	SHT 12	OF 105



LVDS Disable

Can leave all signals NC if LVDS is not implemented
Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used
VCCD_LVDS must remain powered with proper decoupling.
Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit
filtering components. Unused DAC outputs should
connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail.
Tie VCCD_TVDAC, VCCD_QTVDAC, VCCA_TVDACx, and
VCCA_TVBG to 1.5V power rail. Tie VSSA_TVBG to GND.

CRT Disable

Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie
HSYNC and VSYNC to GND. Tie VCCA_CRTDAC to VCC Core
rail, and tie VSSA_CRTDAC and VCC_SYNC to GND.

NB PEG / Video Interfaces

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE
NONE


D

DRAWING NUMBER
051-7270

SHT
13

B

REV.
105



NB Misc Interfaces

SYNC_MASTER=(MASTER)SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7270	B
SCALE		SHT	OF
NONE		14	105



NB DDR2 Interfaces

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB Power 1

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART











NOTE FOR GPIO25:
- HAS INTERNAL 20K PU, ENABLED DURING RSMRST# AND DISABLED WITHIN 100MS AFTER RSMRST# DEASSERTS
- CAN NOT BE LOW FOR 35US AFTER RSMRST# ON BOOT (DNI AC COUPLING MODE STRAP)

LAYOUT NOTE:
PLACE R2306-14 WHERE PHYSICALLY ACCESSIBLE

NOTE:
SV_SET_UP IS LINDACARD DETECT
HI = PRESENT
LO = NOT PRESENT

SB: 3 OF 4

SYNC_MASTER=M59_MG

SYNC_DATE=07/25/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051-7270

REV. B

SCALE NONE

SHT 23

OF 105



SB: 4 OF 4


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7270	B
SCALE	SHT	OF
NONE	25	105





Page Notes

Power aliases required by this page:
- =PP1V8_S3_MEM
- =PPSPD_S0_MEM (2.5V - 3.3V)


Signal aliases required by this page:
- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:
(NONE)

NOTE: This page does not supply VREF.
The reference voltage must be provided by another page.

"Expansion" (surface-mount) slot

DDR2 Bypass Caps
(For return current)



DDR2 S0-DIMM Connector A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Page Notes

Power aliases required by this page:
- =PP1V8_S3_MEM
- =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
- =I2C_S0DIMMB_SCL
- =I2C_S0DIMMB_SDA


BOM options provided by this page:
(NONE)

NOTE: This page does not supply VREF.
The reference voltage must be provided by another page.

"Factory" (thru-hole) slot

DDR2 Bypass Caps

(For return current)



DDR2 S0-DIMM Connector B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 051-7270		REV. B
	SCALE NONE	SHT 29	OF 105



APPLE COMPUTER INC.



Memory Active Termination

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



DDR2 VRef

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7270	B
SCALE		SHT	OF
NONE		32	105




FCTSEL1	FCTSEL0	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	27M NON SPREAD	27M NON SPREAD	SRCT0	SRCC0
1	1	OFF LOW	TBD	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM

* FOR EXT. GRAPHIC SYSTEM

CLOCKS	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7270	B
SCALE		SHT	OF
NONE		33	105




PLACEMENT of these caps should be close as possible to the resistors

NEED TO CHECK THE BSEL PULLS

NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
#	0	0	0	266M
#	0	0	1	133M
#	0	1	0	166M
#	0	1	1	200M
#	1	0	0	100M
#	1	0	1	333M
#	1	1	0	400M
#	1	1	1	RESERVED

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED



Clock Termination

SYNC_MASTER=M59_MG SYNC_DATE=05/07/2006


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7270	B
SCALE	SHT	OF
NONE	34	105

[illegible]



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
516S0335	1	CONN, PLUG, 0.5MM PITCH, 1.5MM STK, 50P	J3800	CRITICAL	ODD_NONLOCK_CONN
516S0557	1	CONN, PLUG, 0.5MM PITCH, 1.5MM STK, 50P, LOCK	J3800	CRITICAL	ODD_LOCK_CONN

PATA Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-7270	REV. B
SCALE NONE	SHT 38 OF 105	





FireWire PHY (TSB83AA22)

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



ETHERNET CONTROLLER		
SYNC_MASTER=(MASTER)		SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7270	B
SCALE		SHT	OF
NONE		41	105

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL		
PROVIDED	ENETCONN	ENET_1000	ENETCONN_P<0>	4803
	ENETCONN	ENET_1000	ENETCONN_N<0>	48C3
	ENETCONN	ENET_1000	ENETCONN_P<1>	48C3
BY	ENETCONN	ENET_1000	ENETCONN_N<1>	48C3
	ENETCONN	ENET_1000	ENETCONN_P<2>	48C3
	ENETCONN	ENET_1000	ENETCONN_N<2>	48C3
ETHERNET	ENETCONN	ENET_1000	ENETCONN_P<3>	48C3
	ENETCONN	ENET_1000	ENETCONN_N<3>	48C3
	ENETCONN	ENET_1000	ENETCONN_P<4>	48B3
PHY	ENETCONN	ENET_1000	ENETCONN_N<4>	48B3
	ENETCONN	ENET_1000	ENETCONN_P<5>	48B3
	ENETCONN	ENET_1000	ENETCONN_N<5>	48B3

Page Notes

Power aliases required by this page:

- PP2V5_ENET
- GND_CHASSIS_ENET



Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7270 REV. B

SCALE NONE SHT 42 OF 105



Fw PHY Power Supply

SYNC_MASTER=(MASTER)SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7270	B
SCALE		SHT	OF
NONE		44	105


Page Notes

Power aliases required by this page:
- =PPBUS_S0_FWPWRSW (system supply for bus power)
- =PP3V3_S0_FWPORTPWRSW


Signal aliases required by this page:
- =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
(NONE)

Current Limit/Active Late-VG Protection



Late-VG Event Detection



FireWire Port Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7270 REV. B

SCALE NONE SHT 45 OF 105


AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b V1.33






Termination

Place close to FireWire PHY



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
152S0414	4	IND, 18nH - 15mA, 0402	L4660, L4661, L4662, L4663	CRITICAL	

Late-VG Protection Power



```

FireWire Ports
-----
SYNC_MASTER=(MASTER)                SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

```



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-7270
---	----------


SCALE	SHT	OF

SCORE	ST	ST
NONE	46	105

REV.

www.laptop-schematics.com

Camera Connector



Camera Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7270	B
SCALE		SHT	OF
NONE		49	105

www.laptop-schematics.com

Port Power Switch

Right USB Port



USB/SMC Debug Mux

Place L5200, L5205 and L5206 across moat

External USB Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7270	B
SCALE		SHT	OF
NONE		52	105



Left I/O Board Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7270	REV. B
	SCALE NONE	SHT 55	OF 105



PCI-E Connections

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7270

REV.

B

SCALE


NONE


SHT

57

OF

105






www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



LPC+ Debug Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7270 REV. B

SCALE NONE SHT 60 OF 105



Thermal Sensors

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7270	B
SCALE		SHT	OF
NONE		61	105





D

C

B


A

D


C

B

A



Keyboard LED Driver



ALS Support

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7270	B
SCALE		SHT	OF
NONE		64	105



Fan Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7270

REV.

B

SCALE

NONE

SHT


65

OF


105

www.laptop-schematics.com


www.laptop-schematics.com



Desired orientation when placed on board top-side:



Desired orientation when placed on board bottom-side:



M59 placement: Bottom-side

www.laptop-schematics.com

Sudden Motion Sensor (SMS)

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7270	B
SCALE	SHT	OF
NONE	66	105



DPRSLPVR DPRSTP* PSI* Operation Mode					
0	1	1	2-Phase	CCM	
0	1	0	1-Phase	CCM	
1	0	1	1-Phase	DCM	
1	1	0	1-Phase	DCM	

Vout = Gain * ((2.1 mV/A * Iload) + Voffset)
Voffset = (Vdrp_offset * Kdroop) + Vamp_offset
Gain = Rc / (Ra + Rb)
Voffset worst-case ~2.3mV (+/- -1A offset)
Vout @ 36A = 2.44V-2.60V

IMVP6 CPU VCore Regulator

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




2.5V S3 Regulator




$V_{out} = 0.6V * (1 + R_a / R_b)$

1.2V S3 Regulator




$V_{out} = 0.8V * (1 + R_a / (R_b + R_c))$


2.5V S0 FET



2.5V D3Cold FET





1.2V D3Cold FET



2.5V & 1.2V Regulators		
SYNC_MASTER=M59_MG		SYNC_DATE=05/07/2006
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7270	B
SCALE		SHT	OF
NONE		77	105





3.3V / 1.05V Power Supplies	
SYNC_MASTER=M59_MG	SYNC_DATE=05/07/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7270	B
SCALE		SHT	OF
NONE		79	105



Power Control Signals

3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation

Unused PG00D Signals

6083 =P5VP1V5 PG00D	TP P5V P1V5 PG00D
6284 =P1V8S3 PG00D	TP P1V8S3 PG00D

Other S0 Rails PWRGD Circuit

Does not include D3C rails for GPU!!

3.3V G3Hot Supply & Power Control

SYNC_MASTER=M59_MG SYNC_DATE=08/01/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7270 REV. B

SCALE NONE SHT 80 OF 105





PBus-In, Batt. & 3G Pwr Connectors

SYNC_MASTER=(MASTER)SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7270	B
SCALE		SHT	OF
NONE		82	105





GPU VCore Supply

GPU VCore Current Sense

Back-Bias Positive Supply

Back-Bias Negative Supply

GPU (M56) Core Supplies

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Page Notes

Power aliases required by this page:
- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

ATI M56 Core Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7270	REV. B
	SCALE NONE	SHT 86	OF 105

Page Notes

Power aliases required by this page:
- =PP1V8R2V0_S0_FB_GPU

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



ATI M56 Frame Buffer I/F

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7270 REV. B

SCALE NONE SHT 87 OF 105



Page Notes

Power aliases required by this page:

- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

GDWR3 Frame Buffer A

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7270

REV.

B

SCALE


NONE

SHT

89

OF

105



Page Notes

Power aliases required by this page:

- =PP1V8_S0_FB_VDDQ
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

GDDR3 Frame Buffer B

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE D DRAWING NUMBER 051-7270 REV. B

SCALE NONE SHT 90 OF 105




[illegible]

BOM options provided by this page:
(NONE)



		8400 M56P BGA (OF 7)		
GENERAL PURPOSE I/O	VREFG	AC8	ATI VREFG	
	GPIO_0	AD4	GPU GPIO_0	
	GPIO_1	AD2	GPU GPIO_1	
	GPIO_2	AD1	GPU GPIO_2	
	GPIO_3	AD3	GPU GPIO_3	
	GPIO_4	AC1	GPU GPIO_4	
	GPIO_5	AC2	GPU GPIO_5	
	GPIO_6	AC3	GPU GPIO_6	
	GPIO_7_BLOW	AE2	GPU GPIO_7	
	GPIO_8	AC5	GPU GPIO_8	
	GPIO_9	AC6	GPU GPIO_9	
	GPIO_10	AC4	GPU GPIO_10	
	GPIO_11	AB3	GPU GPIO_11	
	GPIO_12	AB4	GPU GPIO_12	
	GPIO_13	AB5	GPU GPIO_13	
	GPIO_14	AD5	GPU GPIO_14	
	GPIO_15	AB8	GPU GPIO_15	
	GPIO_16	AAR	GPU GPIO_16	
	GPIO_17	AB7	GPU GPIO_17	
	GENERICA	AK22	GPU GENERICA	
	GENERICB	AE23	GPU GENERICB	
	GENERICC	AE23	GPU GENERICC	
	GENERICD	AE23	GPU GENERICD	
	PANEL CONTROL	DIGON	AE11	GPU DIGON
		VARY_BL	AD12	GPU VARY_BL
		NC0	AB6	NC
		NC_DVOVMODE_0	AK4	NC
	NC_DVOVMODE_1	AL4	NC	
VIP HOST / EXTERNAL TMSD	DVPCCLK	AG1	ATI DVPCCLK	
	DVPCNTL_0	AF2	ATI DVPCNTL<0>	
	DVPCNTL_1	AF3	ATI DVPCNTL<1>	
	DVPCNTL_2	AF4	ATI DVPCNTL<2>	
	DVPDATA_0	AG2	ATI DVPDATA<0>	
	DVPDATA_1	AG3	ATI DVPDATA<1>	
	DVPDATA_2	AH2	ATI DVPDATA<2>	
	DVPDATA_3	AH3	ATI DVPDATA<3>	
	DVPDATA_4	AJ2	ATI DVPDATA<4>	
	DVPDATA_5	AJ1	ATI DVPDATA<5>	
	DVPDATA_6	AK2	ATI DVPDATA<6>	
	DVPDATA_7	AK1	ATI DVPDATA<7>	
	DVPDATA_8	AK3	ATI DVPDATA<8>	
	DVPDATA_9	AL2	ATI DVPDATA<9>	
	DVPDATA_10	AL3	ATI DVPDATA<10>	
	DVPDATA_11	AM3	ATI DVPDATA<11>	
	DVPDATA_12	AE6	ATI DVPDATA<12>	
	DVPDATA_13	AE4	ATI DVPDATA<13>	
	DVPDATA_14	AE5	ATI DVPDATA<14>	
	DVPDATA_15	AG4	ATI DVPDATA<15>	
	DVPDATA_16	AJ3	ATI DVPDATA<16>	
	DVPDATA_17	AH4	ATI DVPDATA<17>	
	DVPDATA_18	AJ4	ATI DVPDATA<18>	
	DVPDATA_19	AG5	ATI DVPDATA<19>	
	DVPDATA_20	AH5	ATI DVPDATA<20>	
	DVPDATA_21	AE6	ATI DVPDATA<21>	
	DVPDATA_22	AE7	ATI DVPDATA<22>	
DVPDATA_23	AG6	ATI DVPDATA<23>		
PLL & XTAL	THERMAL DIODE	DPLUS DMINUS	AG12 AH12	
			ATI TDIODE P ATI TDIODE N	
	ROM	ROMCS*	AC7	
	TEST	TESTEN	AG22	

ATI M56 GPIO/DVO/Misc	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
I II NOT TO REPRODUCE OR COPY IT	
I II NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



Page Notes

Power aliases required by this page:


- =PP2V5_S0_GPU
- =PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



ATI M56 Video Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7270 REV. B

SCALE NONE SHT 93 OF 105





ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	
	VGA	VGA	GPU_R2
	VGA	VGA	GPU_G2
	VGA	VGA	GPU_B2
	LVDS	LVDS	LVDS_U_CLK_P
	LVDS	LVDS	LVDS_U_CLK_N
	LVDS	LVDS	LVDS_U_DATA_P<2..0>
	LVDS	LVDS	LVDS_U_DATA_N<2..0>
	LVDS	LVDS	LVDS_L_CLK_P
	LVDS	LVDS	LVDS_L_CLK_N
	LVDS	LVDS	LVDS_L_DATA_P<2..0>
	LVDS	LVDS	LVDS_L_DATA_N<2..0>
	LVDS	LVDS	LVDS_U_CLK_CONN_P
	LVDS	LVDS	LVDS_U_CLK_CONN_N
	LVDS	LVDS	LVDS_U_DATA_CONN_P<2..0>
	LVDS	LVDS	LVDS_U_DATA_CONN_N<2..0>
	LVDS	LVDS	LVDS_L_CLK_CONN_P
	LVDS	LVDS	LVDS_L_CLK_CONN_N
	LVDS	LVDS	LVDS_L_DATA_CONN_P<2..0>
	LVDS	LVDS	LVDS_L_DATA_CONN_N<2..0>
	TMDS	TMDS	TMDS_CLK_P
	TMDS	TMDS	TMDS_CLK_N
	TMDS	TMDS	TMDS_DATA_P<5..3>
	TMDS	TMDS	TMDS_DATA_N<5..3>
	TMDS	TMDS	TMDS_DATA_P<2..0>
	TMDS	TMDS	TMDS_DATA_N<2..0>

INVERTER INTERFACE

Internal Display Connectors	
SYNC_MASTER=M59_MG	SYNC_DATE=07/25/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7270	REV. B
	SCALE NONE	SHT 94	OF 105





8

7

6

5

4


3

2

1


LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be 0V.



PGOOD Monitor for GPU Rails


D3CPG00D_ALL BOM option stuffs LTC2903 circuit to monitor all D3C rails to qualify D3CPG00D.
D3CPG00D_3V3 BOM option uses only PP3V3_D3C to qualify D3CPG00D.



LVDS Mux Selection Qualification


Enables the GPU LVDS path in the mux with the qualification that the GPU has turned on panel power and that the panel power has risen to (near) 3.3V. This should eliminate need for LVDS pulldowns

GPU LVDS I/F




Divider set to rise to 1.88V nom/1.74V min when panel power is at 3.3V/3.315V. Schmitt trigger voltage max is 1.70V (@2.625V Vcc).
R9981 can also be used as pad for cap, creating an RC filter.


GPU DDC Pass FETs



LVDS I/F Mux



Panel/Backlight Control Mux



LVDS Interface Pull-downs

SYNC_MASTER=M59_MG SYNC_DATE=08/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 651-7278 REV. B

SCALE NONE SHT 99 OF 105

8

7

6

5

4

3

2

1

8		7		6		5		4		3		2		1																									
D	Date - Radar # - Description				Date - Radar # - Description				Date - Radar # - Description																														
	DMS Release #01000																																						
	2006/05/26 - 4508681 - Release for Proto																																						
	DMS Release #04000																																						
	2006/06/30 - 4566939 - Release for EVT																																						
	DMS Release #07000																																						
C	2006/08/07 - 4607952 - Release for DVT																																						
	DMS Release #0A000																																						
	2006/09/19 - 4726575 - Release for PVT																																						
	DMS Release #0C000																																						
	2006/09/27 - 4726575 - Release for PVT																																						
B																																							
A																																							
8		7		6		5		4		3		2		1																									
												APPLE COMPUTER INC.		<table><tr><td colspan="2">SIZE</td><td colspan="2">DRAWING NUMBER</td><td colspan="2">REV.</td></tr><tr><td colspan="2">D</td><td colspan="2">051-7270</td><td colspan="2">B</td></tr><tr><td colspan="2">SCALE</td><td colspan="2">SHT</td><td colspan="2">OF</td></tr><tr><td colspan="2">NONE</td><td colspan="2">100</td><td colspan="2">105</td></tr></table>		SIZE		DRAWING NUMBER		REV.		D		051-7270		B		SCALE		SHT		OF		NONE		100		105	
SIZE		DRAWING NUMBER		REV.																																			
D		051-7270		B																																			
SCALE		SHT		OF																																			
NONE		100		105																																			

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

B

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D

DRAWING NUMBER 051-7270

REV. B

SCALE NONE

SHT 100 OF 105

8		7		6		5		4		3		2		1																																	
D	ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PHYSICAL	SPACING	FSB_ADS_L	505 706 12C4	FSB_BNR_L	505 706 12C4	MEM_CLK	MEM_70D	MEM_CTRL	MEM_455	MEM_CMD	MEM_555																																
		FSB_555	FSB_COMMON													FSB_BREQ0_L	505 706 12C4	MEM_DQS	MEM_85D																												
																				FSB_555	FSB_COMMON	FSB_DBSY_L	505 706 12B4																								
																								FSB_555	FSB_COMMON	FSB_DEFER_L	706 12B4																				
																												FSB_555	FSB_COMMON	FSB_DPWR_L	7B3 12B4																
																																FSB_555	FSB_COMMON	FSB_DRDY_L	505 706 12B4												
																																				FSB_555	FSB_COMMON	FSB_HIT_L	505 706 12B4								
																																								FSB_555	FSB_COMMON	FSB_HITM_L	505 706 12B4				
																																												FSB_555	FSB_COMMON	FSB_LOCK_L	505 706 12B4
FSB_555	FSB_COMMON			FSB_TRDY_L	706 12A4																																										
		FSB_555	FSB_COMMON			FSB_CPURST_L	706 11B5 12C4																																								
								FSB_555	FSB_DATA	FSB_D_L<63..0>	505 7B3 7B4 7C3 7C4 12B6 12C6 12D6																																				
												FSB_555	FSB_DATA	FSB_DINV_L<3..0>	505 7B3 7B4 7C3 7C4 12B4																																
																FSB_555	FSB_DSTR	FSB_DSTBP_L<3..0>	505 7B3 7B4 7C3 7C4 12B4																												
																				FSB_555	FSB_DSTR	FSB_DSTBN_L<3..0>	505 7B3 7B4 7C3 7C4 12B4																								
																								FSB_555	FSB_ADDR	FSB_A_L<31..3>	505 7C8 7D8 12C4 12D4																				
																												FSB_555	FSB_ADDR	FSB_REQ_L<4..0>	505 7D8 12A4 12B4																
																																FSB_555	FSB_ADSTR	FSB_ADSTB_L<3..0>	505 7C8 7D8 12C4												
																																				CPU_555		FSB_IERR_L	7D6								
CPU_555				FSB_FERR_L																																											
		CPU_555				CPU_PWRGD	7B3 21C4																																								
								CPU_555		CPU_INTR	7C8 21C4																																				
												CPU_555		CPU_NMI	7C8 21C4																																
																CPU_555		CPU_A20M_L	7C8 21C4																												
																				CPU_555		CPU_DPSLP_L	7B3 21C4																								
																								CPU_555		CPU_IGNNE_L	7C8 21C4																				
																												CPU_555		CPU_INIT_L	7D6 21C4																
																																CPU_555		CPU_SMI_L	7C8 21C4												
																																				CPU_555		CPU_STPCLK_L	7C8 21C4								
CPU_555	CPU_2T01			CPU_THERMTRIP_L																																											
		CPU_555	CPU_2T01			PM_DPRSPLVR	14B7 23C3 59C8																																								
								CPU_555	CPU_2T01	IMVP_DPRSPLVR	59C7																																				
												CPU_555	CPU_GTLREF	CPU_GTLREF	7B4																																
																CPU_555	CPU_COMP	CPU_COMP<3>	7B3																												
																				CPU_27P4S	CPU_COMP	CPU_COMP<2>	7B3																								
																								CPU_555	CPU_COMP	CPU_COMP<1>	7B3																				
																												CPU_27P4S	CPU_COMP	CPU_COMP<0>	7B3																
																																CPU_555	CPU_ITP	XDP_BPM_L<5..0>	7C6 11B3												
																																				CLK_FSB_100D	CPU_ITP	CPU_XDP_CLK_P	11B3 34D3								
CLK_FSB_100D	CPU_ITP			CPU_XDP_CLK_N	11B3 34D3																																										
		CPU_555	CPU_ITP			ITPRESET_L	11B3																																								
								CPU_555	CPU_2T01	CPU_VID<6..0>	8B7 9C2 84B6																																				
												CPU_555	CPU_2T01	CPU_VID<6..0>	8B7 9C2 84B6																																
																CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	8B6 59B1																												
																				CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	8B6 59A1																								
																								CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P	59A3																				
																												CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_N	59A3																
																																THERM															
																																				THERM											

8	7	6	5	4	3	2	1
D	Low Acoustic Noise 22uF Ceramic Capacitor options						
	Samsung						
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	
	138S0602	20	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805		CRITICAL	CAP22UF_SAM_CRIT	CPU_VCORE
	138S0602	2	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C1934, C1936	CRITICAL	CAP22UF_SAM	PP1V5_30_NB_VCCA_PLL
	138S0602	1	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C5802	CRITICAL	CAP22UF_SAM	3V42_G3H
	138S0602	8	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7846, C7847, C7860, C7861, C7871, C7872, C7886, C7888	CRITICAL	CAP22UF_SAM	5V_S0, 5V_S5, 1V5_NB, 1V5_S0
	138S0602	6	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7786, C7788, C7789, C7791, C7792, C7793	CRITICAL	CAP22UF_SAM	3V3_S5 (2V5_INPUT), 2V5_S3, 3V3_S3 (1V2_INPUT)
	138S0602	4	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7786, C7788, C7789, C7791	CRITICAL	CAP22UF_SAM_CRIT	1V2_S3
	138S0602	1	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7841	CRITICAL	CAP22UF_SAM	1V8_S3
C	138S0602	2	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7846, C7847	CRITICAL	CAP22UF_SAM	1V8_D3C
	138S0602	2	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7948, C7941	CRITICAL	CAP22UF_SAM	3V3_S5
	138S0602	2	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7985, C7986	CRITICAL	CAP22UF_SAM	1V05_S0
	138S0602	1	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C8015	CRITICAL	CAP22UF_SAM	3V42_G3H
	138S0602	3	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C8400, C8405, C8410	CRITICAL	CAP22UF_SAM_CRIT	GPU_PCIE
	138S0602	5	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C8540, C8541, C8556, C8557, C8589	CRITICAL	CAP22UF_SAM_CRIT	GPU_VCORE, GPU_BB
	138S0602	9	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C8800, C8801, C8810, C8811, C8821, C8822, C8830, C8831, C8840, C8841	CRITICAL	CAP22UF_SAM_CRIT	GPU_CORE
	138S0602	4	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C8900, C8920, C8950, C8970	CRITICAL	CAP22UF_SAM_CRIT	VRAM_A
	138S0602	4	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C9000, C9020, C9050, C9070	CRITICAL	CAP22UF_SAM_CRIT	VRAM_B
	138S0602	8	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C9100, C9110, C9115, C9120, C9125, C9130, C9135, C9150, C9155, C9160	CRITICAL	CAP22UF_SAM	GPU_MISC
B	138S0602	9	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C9200, C9210, C9215, C9220, C9225, C9230, C9235, C9240, C9245, C9250, C9255, C9260	CRITICAL	CAP22UF_SAM	GPU_VIDEO
	Murata						
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	
	138S0603	20	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805		CRITICAL	CAP22UF_MURA_CRIT	CPU_VCORE
	138S0603	2	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C1934, C1936	CRITICAL	CAP22UF_MURA	PP1V5_30_NB_VCCA_PLL
	138S0603	1	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C5802	CRITICAL	CAP22UF_MURA	3V42_G3H
	138S0603	8	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7846, C7847, C7860, C7861, C7871, C7872, C7886, C7888	CRITICAL	CAP22UF_MURA	5V_S0, 5V_S5, 1V5_NB, 1V5_S0
	138S0603	6	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7786, C7788, C7789, C7791, C7792, C7793	CRITICAL	CAP22UF_MURA	3V3_S5 (2V5_INPUT), 2V5_S3, 3V3_S3 (1V2_INPUT)
	138S0603	4	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7786, C7788, C7789, C7791	CRITICAL	CAP22UF_MURA_CRIT	1V2_S3
	138S0603	1	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7841	CRITICAL	CAP22UF_MURA	1V8_S3
A	138S0603	2	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7846, C7847	CRITICAL	CAP22UF_MURA	1V8_D3C
	138S0603	2	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7948, C7941	CRITICAL	CAP22UF_MURA	3V3_S5
	138S0603	2	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7985, C7986	CRITICAL	CAP22UF_MURA	1V05_S0
	138S0603	1	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C8015	CRITICAL	CAP22UF_MURA	3V42_G3H
	138S0603	3	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C8400, C8405, C8410	CRITICAL	CAP22UF_MURA_CRIT	GPU_PCIE
	138S0603	5	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C8540, C8541, C8556, C8557, C8589	CRITICAL	CAP22UF_MURA_CRIT	GPU_VCORE, GPU_BB
	138S0603	9	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C8800, C8801, C8810, C8811, C8821, C8822, C8830, C8831, C8840, C8841	CRITICAL	CAP22UF_MURA_CRIT	GPU_CORE
	138S0603	4	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C8900, C8920, C8950, C8970	CRITICAL	CAP22UF_MURA_CRIT	VRAM_A
	138S0603	4	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C9000, C9020, C9050, C9070	CRITICAL	CAP22UF_MURA_CRIT	VRAM_B
	138S0603	8	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C9100, C9110, C9115, C9120, C9125, C9130, C9135, C9150, C9155, C9160	CRITICAL	CAP22UF_MURA	GPU_MISC
	138S0603	9	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C9200, C9210, C9215, C9220, C9225, C9230, C9235, C9240, C9245, C9250, C9255, C9260	CRITICAL	CAP22UF_MURA	GPU_VIDEO
	Taiyo - non critical locations only						
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	
	138S0606	2	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C1934, C1936	CRITICAL	CAP22UF_TAIYO	PP1V5_30_NB_VCCA_PLL
	138S0606	1	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C5802	CRITICAL	CAP22UF_TAIYO	3V42_G3H
	138S0606	8	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7846, C7847, C7860, C7861, C7871, C7872, C7886, C7888	CRITICAL	CAP22UF_TAIYO	5V_S0, 5V_S5, 1V5_NB, 1V5_S0
	138S0606	6	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7786, C7788, C7789, C7791, C7792, C7793	CRITICAL	CAP22UF_TAIYO	3V3_S5 (2V5_INPUT), 2V5_S3, 3V3_S3 (1V2_INPUT)
	138S0606	1	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7841	CRITICAL	CAP22UF_TAIYO	1V8_S3
	138S0606	2	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7846, C7847	CRITICAL	CAP22UF_TAIYO	1V8_D3C
	138S0606	2	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7948, C7941	CRITICAL	CAP22UF_TAIYO	3V3_S5
	138S0606	2	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C7985, C7986	CRITICAL	CAP22UF_TAIYO	1V05_S0
	138S0606	1	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C8015	CRITICAL	CAP22UF_TAIYO	3V42_G3H
	138S0606	8	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C9100, C9110, C9115, C9120, C9125, C9130, C9135, C9150, C9155, C9160	CRITICAL	CAP22UF_TAIYO	GPU_MISC
	138S0606	9	CAP, CER, 22UF, 20%, 6.3V, XSR, 0805	C9200, C9210, C9215, C9220, C9225, C9230, C9235, C9240, C9245, C9250, C9255, C9260	CRITICAL	CAP22UF_TAIYO	GPU_VIDEO
	The vendors for 22uF ceramic capacitors are controlled on this page. The main BOMs must choose a vendor for critical and non-critical locations.						
	BOM options for crit. loc. BOM options for non-crit. loc.						
	CAP22UF_SAM_CRIT CAP22UF_MURA_CRIT		CAP22UF_SAM CAP22UF_MURA CAP22UF_TAIYO				
	Note: all caps have CRITICAL BOM options regardless of location.						
22uF Capacitor BOM Configuration							
SYNC_MASTER=N/A SYNC_DATE=N/A							
NOTICE OF PROPRIETARY PROPERTY							
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING							
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE							
II NOT TO REPRODUCE OR COPY IT							
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART							
APPLE COMPUTER INC.		SIZE D	DRAWING NUMBER 051-7270	REV. B			
		SCALE NONE	SHT 105	OF 105			
8	7	6	5	4	3	2	1