

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, MLB, M1
05/16/2006

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
A		439877	PRODUCTION RELEASED	05/16/05	

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	N/A	N/A
3	3	Power Block Diagram	N/A	N/A
4	4	BOM Configuration	N/A	N/A
5	5	Functional / ICT Test	N/A	N/A
6	6	Signal Aliases	N/A	N/A
7	7	CPU 1 0F 2-FSB	M42	11/16/2009
8	8	CPU 2 0F 2-PWR/GND	M42	11/16/2009
9	9	CPU Decoupling & VID	(MASTER)	(MASTER)
10	10	CPU MISC1-TEMP SENSOR	M42	10/07/2009
11	11	CPU ITP700FLEX DEBUG	M42	10/12/2009
12	12	NB CPU Interface	(MASTER)	(MASTER)
13	13	NB PEG / Video Interfaces	(MASTER)	(MASTER)
14	14	NB Misc Interfaces	(MASTER)	(MASTER)
15	15	NB DDR2 Interfaces	(MASTER)	(MASTER)
16	16	NB Power 1	(MASTER)	(MASTER)
17	17	NB Power 2	(MASTER)	(MASTER)
18	18	NB Grounds	(MASTER)	(MASTER)
19	19	NB (GM) Decoupling	(MASTER)	(MASTER)
20	20	NB Config Straps	(MASTER)	(MASTER)
21	21	SB: 1 0F 4	M38	11/16/2009
22	22	SB: 2 of 4	(M38)	09/08/2009
23	23	SB: 3 0F 4	M38	11/16/2009
24	24	SB: 4 0F 4	M38	11/16/2009
25	25	SB Decoupling	M42	11/16/2009
26	26	SB Misc	(MASTER)	(MASTER)
27	27	M1 SMBus Connections	(MASTER)	(MASTER)
28	28	DDR2 SO-DIMM Connector A	(MASTER)	(MASTER)
29	29	DDR2 SO-DIMM Connector B	(MASTER)	(MASTER)
30	30	Memory Active Termination	(MASTER)	(MASTER)
31	31	Memory Vtt Supply	(MASTER)	(MASTER)
32	32	DDR2 VRef	(MASTER)	(MASTER)
33	33	CLOCKS	M42	10/12/2009
34	34	Clock Termination	(MASTER)	(MASTER)
35	37	Mobile Clocking	(MASTER)	(MASTER)
36	38	PATA Connector	(MASTER)	(MASTER)
37	41	ETHERNET CONTROLLER	M42	10/12/2009
38	42	Ethernet Connector	(MASTER)	(MASTER)
39	43	Yukon Power Control	(MASTER)	(MASTER)
40	44	FIREWIRE CONTROLLER	(M42)	08/29/2009
41	45	FireWire Port Power	(MASTER)	(MASTER)


Page	(.csa)	Contents	Sync	Date
42	46	FireWire Ports	(MASTER)	(MASTER)
43	49	Internal USB Connections	(MASTER)	(MASTER)
44	52	External USB Connector	(MASTER)	(MASTER)
45	55	Left I/O Board Connector	(MASTER)	(MASTER)
46	57	PCI-E Connections	(MASTER)	(MASTER)
47	58	SMC	M38	10/07/2005
48	59	SMC Support	(MASTER)	(MASTER)
49	60	LPC+ Debug Connector	M42	07/20/2005
50	61	Thermal Sensors	(MASTER)	(MASTER)
51	62	Current & Voltage Sensing	M1_MLB	01/05/2006
52	63	SPI B00TROM	M42	11/16/2005
53	64	ALS Support	(MASTER)	(MASTER)
54	65	Fan Connectors	(MASTER)	(MASTER)
55	66	Sudden Motion Sensor (SMS)	(MASTER)	(MASTER)
56	67	TPM	M38	11/16/2005
57	75	IMVP6 CPU VCore Regulator	(MASTER)	(MASTER)
58	76	5V / 1.5V Power Supply	M1_MLB	01/05/2006
59	77	2.5V & 1.2V Regulators	(MASTER)	(MASTER)
60	78	1.8V Supply	M1_MLB	01/05/2006
61	79	3.3V / 1.05V Power Supplies	M1_MLB	01/05/2006
62	80	3.3V G3Hot Supply & Power Control	(MASTER)	(MASTER)
63	81	Power Aliases	(MASTER)	(MASTER)
64	82	PBus-In & Battery Connectors	(MASTER)	(MASTER)
65	84	ATI M56 PCI-E	(MASTER)	(MASTER)
66	85	GPU (M56) Core Supplies	(MASTER)	(MASTER)
67	86	ATI M56 Core Power	(MASTER)	(MASTER)
68	87	ATI M56 Frame Buffer I/F	(MASTER)	(MASTER)
69	88	GPU Straps	(MASTER)	(MASTER)
70	89	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
71	90	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
72	91	ATI M56 GPIO/DVO/Misc	(MASTER)	(MASTER)
73	93	ATI M56 Video Interfaces	(MASTER)	(MASTER)
74	94	Internal Display Connectors	(MASTER)	(MASTER)
75	97	External Display Connector	(MASTER)	(MASTER)
76	98	M1 Specific Connectors	(MASTER)	(MASTER)
77	99	LVDS Interface Pull-downs	(MASTER)	(MASTER)
78	100	Revision History	N/A	N/A
79	101	Napa Platform Constraints	(MASTER)	(MASTER)
80	102	More System Constraints	(MASTER)	(MASTER)
81	103	M1 Spacing & Physical Constraints	(MASTER)	(MASTER)
82	104	M1 Net Properties	(MASTER)	(MASTER)

Schematic / PCB #'s


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7155	1	SCHEM,MLB,M1	SCH	CRITICAL	
820-2056	1	PCBF,MLB,M1	PCB	CRITICAL	

DRAWING
TITLE=M1_MLB
ABBREV=DRAWING
LAST_MODIFIED=Tue May 16 11:30:38 2006

DIMENSIONS ARE IN MILLIMETERS XX ± _____ X.XX ± _____ X.XXX ± _____ ANGLES ± _____ DO NOT SCALE DRAWING	METRIC				 Apple Computer Inc.				
					NOTICE OF PROPRIETARY PROPERTY				
	DRAFTER		DESIGN CK		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I, TO MAINTAIN THE DOCUMENT IN CONFIDENCE II, NOT TO REPRODUCE OR COPY IT III, NOT TO REVEAL OR PUBLISH IN WHOLE OR PART				
	ENG APPD		MFG APPD						
	QA APPD		DESIGNER						
 THIRD ANGLE PROJECTION	RELEASE		SCALE		TITLE				
			NONE		SCHEM, MLB, M1				
MATERIAL/FINISH NOTED AS APPLICABLE		SIZE		DRAWING NUMBER				REV.	
		D		051-7155				A	
								SHT 1 OF 104	



System Block Diagram
SYNC_MASTER=N/A SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Power Block Diagram
SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7155	REV. A
	SCALE NONE	SHT 3	OF 104

D

C

B

A

87654321

"Better" BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7684	PCBA, 2.0GHZ, 128VRAM, M1-CAP_MBP15	EEE_VWP, M1_COMMON, CPU_2_0GHZ, VRAM_SAM128

"Best" BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7685	PCBA, 2.16GHZ, 256VRAM, M1-CAP_MBP15	EEE_VWQ, M1_COMMON, CPU_2_16GHZ, VRAM_SAM256

Service BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7704	PCBA, 1.83GHZ, 128VRAM, M1-CAP_MBP15	EEE_W36, M1_COMMON, CPU_1_83GHZ, VRAM_SAM128
630-7705	PCBA, 2.0GHZ, 256VRAM, M1-CAP_MBP15	EEE_W37, M1_COMMON, CPU_2_0GHZ, VRAM_SAM256

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M1_COMMON	ALTERNATE, COMMON, M1_COMMON1, M1_COMMON2, M1_COMMON3
M1_COMMON1	ATI_REV_B26, BOOTROM_DEVEL, ENET_LOM_DISABLE, ENETPWR_S3AC, GPU_BB_CTL, GPUTHM_A_GPU
M1_COMMON2	HSTHMSNS_HAS, ITP, INVERTER_BUF, KBDLED_HAS, LPCPLUS, LVDS_PD, MEMVREF_S3
M1_COMMON3	MEMVTT_EN_PU, RTUSB_ESD, SMC_PRGRM, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU
VRAM_HY128	GPU_MEM_HYNIX, VRAM_128_HYNIX
VRAM_SAM128	VRAM_128_SAMSUNG
VRAM_HY256	GPU_MEM_256M, GPU_MEM_HYNIX, VRAM_256_HYNIX
VRAM_SAM256	GPU_MEM_256M, VRAM_256_SAMSUNG

Bar Code Label / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:VWP]	CRITICAL	EEE_VWP
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:VWQ]	CRITICAL	EEE_VWQ
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:W36]	CRITICAL	EEE_W36
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:W37]	CRITICAL	EEE_W37

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX
337S3282	1	IC, YDC, CO, 1.83G, 31W, 667M, 2M, 479BGA	U0700	CRITICAL	CPU_1_83GHZ
337S3267	1	IC, YDC, CO, 2.0G, 31W, 667M, 2M, 479BGA	U0700	CRITICAL	CPU_2_0GHZ
337S3268	1	IC, YDC, CO, 2.16G, 31W, 667M, 2M, 479BGA	U0700	CRITICAL	CPU_2_16GHZ
341S1873	1	IC, EFI, BOOTROM DEVELOPMENT (NEW), M1	U6301	CRITICAL	BOOTROM_DEVEL
338S0274	1	IC, SMC, HS8/2116	U5800	CRITICAL	SMC_BLANK
341S1875	1	IC, PRGRM, SMC (NEW), M1	U5800	CRITICAL	SMC_PRGRM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0268	1	IC, FW32306, 1394A LINK, BGA, 129P	U4400	CRITICAL	
338S0269	1	IC, 945GM, NORTHBRIDGE	U1200	CRITICAL	
338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN, NO	U4101	CRITICAL	
338S0309	1	IC, ATI, M56P, GRPHSCRTL, 880BGA, LF	U8400	CRITICAL	ATI_REV_B24
338S0315	1	IC, ATI, M56-LP, B26, GRPHXCRTL, LF 880BGA	U8400	CRITICAL	ATI_REV_B26
341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL	
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U4102	CRITICAL	
343S0385	1	IC, ICH7M, BGA	U2100	CRITICAL	
353S1465	1	IC, ISL6262, SYNC REG CTRL, SCREENED, QFN48	U7530	CRITICAL	
359S0101	1	IC, CY28445-S, CLOCK GEN, 68PIN QFN	U3301	CRITICAL	

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0094	128S0060		ALL	330uF, 2V, 9MOHM, D2
128S0095	128S0060		ALL	330uF, 2V, 6MOHM, D2
128S0081	128S0061		ALL	150uF, 6.3V, 25MOHM, C2
376S0448	376S0445		ALL	S17806ADN For FDM6296
128S0093	128S0092		ALL	Kemet is alt to Sanyo

APPLE COMPUTER INC.

SIZE
D

SCALE
NONE

DRAWING NUMBER
051-7155

SHT
4 OF 104

REV.
A

BOM Configuration

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

87654321

LPC+ Debug Code

FUNC_TEST	Value	Condition
☐	TRUE	=PP3V3_S5
☐	TRUE	=PP5V_S0_L
☐	TRUE	LPC_AD<0>
☐	TRUE	LPC_AD<1>
☐	TRUE	LPC_FNAME

Left ALS Co

FUNC_TEST

TRUE =PP3V3_S3

www.laptop-schematic.com

TRUE	HSTHMSNS
TRUE	HSTHMSNS
TRUE	RSFSTHMSNS
TRUE	RSFSTHMSNS

2 TPs per

FUNC_TEST	
TRUE	ISENSE_CA
TRUE	=PP5V_S0
TRUE	=PP1V8_S3
TRUE	=PP1V5_S0
TRUE	PPVCORE_S
TRUE	PPVCORE_S



Signal Aliases

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE D

DRAWING NUMBER 051-7155

REV. A

SCALE NONE

SHT 6 OF 104



CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50
SO THE TDI PULL UP THROUGH 54.9 OHM,TMS PULL UP THROUGH 54.9 OHM
TCK PULL DOWN THROUGH 54.9 OHM(FOLLOW UP XDP DESIGN REFERENCE)

CPU 1 OF 2-FSB

SYNC_MASTER=M42 SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE D

DRAWING NUMBER 051-7155

REV. A

SCALE NONE

SHT 7 OF 104



CPU 2 OF 2-PWR/GND

SYNC_MASTER=M42

SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

III NOT TO REPRODUCE OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE
NONE


SIZE
D

DRAWING NUMBER
051-7155

SHT
8

REV.
A

OF
104



CPU Decoupling & VID

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE		SHT	OF
NONE		9	104



CPU ITP700FLEX DEBUG SUPPORT



ITP TCK SIGNAL LAYOUT NOTE:
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
CONNECTOR'S FBO PIN.

(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 945GM CHIPSET SYSTEM	
(DEBUG PORT ACTIVE)	
(DBR#) TO ICH7M SYS_RST*, AND WITH SYSTEM RESET LOGIC	
(DEBUG PORT RESET)	

CPU ITP700FLEX DEBUG
SYNC_MASTER=MS1 SYNC_DATE=10/12/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-7155	REV. A
SCALE NONE	SHT 11	OF 104



NB CPU Interface
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



LVDS Disable
Can leave all signals NC if LVDS is not implemented
Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used
VCCD_LVDS must remain powered with proper decoupling.
Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:
Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC
Unused DAC outputs must remain powered, but can omit
filtering components. Unused DAC outputs should
connect to GND through 75-ohm resistors.


TV-Out Disable
Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail.
Tie VCCD_TVDAC, VCCD_QTVDAC, VCCA_TVDACx, and
VCCA_TVBG to 1.5V power rail. Tie VSSA_TVBG to GND.

CRT Disable
Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie
HSYNC and VSYNC to GND. Tie VCCA_CRTDAC to VCC Core
rail, and tie VSSA_CRTDAC and VCC_SYNC to GND.

NB PEG / Video Interfaces
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7155	REV. A
	SCALE NONE	SHT 13	OF 104



NB Misc Interfacing

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB DDR2 Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NCTF balls are Not Critical To Function

These connections can break without impacting part performance.
OMIT

1.05V, Internal Graphics: 3500mA Max
1.05V, External Graphics: 1500mA Max
1.5V, Internal Graphics: 5500mA Max

1.8V Max Current
Speed 1 Channel 2 Channel
400MTs 1300mA 2400mA
533MTs 1500mA 2800mA
667MTs 1700mA 3200mA

NB Power 1

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7155 REV. A

SCALE NONE SHT 16 OF 104



NB Power 2

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE		SHT	OF
NONE		17	104



This diagram illustrates the power interface and decoupling circuitry for the NB (GM) Decoupling section, showing various power rails, bypass filters, and component values.

Power Interface

These are the power signals that leave the NB "block"

Rail Totals:

Rail	Max Current
=PPVCORE_S0_NB	1500mA Max
=PP1V05_S0_FSB_NB	10mA Max?
=PP1V05_S0_NB_VTT	800mA Max
=PP1V05_S0_NB_CRT	?mA Max
=PP1V5_S0_NB	?mA Max
=PP1V5_S0_NB_3G	>1500mA Max
=PP1V5_S0_NB_3GPLL	?mA Max
=PP1V5_S0_NB_PCIE	?mA Max
=PP1V5_S0_NB_PLL	100mA Max
=PP1V5_S0_NB_TVDAC	24mA Max
=PP1V5_S0_NB_VCCD_HMPLL	150mA Max
=PP1V5_S0_NB_VCCAUX	1900mA Max
=PP1V8_S3_MEM_NB	3200mA Max
=PP2V5_S0_NB_VCCSYNC	70mA Max
=PP2V5_S0_NB_VCC_TXLVDS	60mA Max
=PP2V5_S0_NB_VCCA_3GBG	2mA Max
=PP3V3_S0_NB	?mA Max
=PP3V3_S0_NB_VCC_HV	40mA Max

Decoupling Circuits

MCH VTT BYPASS (MCH FSB 1.05V PWR)

(SHARE C0940 470UF)

Components: C1965 (4.7uF), C1966 (2.2uF), C1967 (0.22uF).

Layout Note: Place in cavity

MCH VCC_HV BYPASS (MCH HV BUFFER 3.3V PWR)

Component: C1914 (10uF).

MCH VCCA_3GBG BYPASS (MCH PCIE/DMI BAND GAP 2.5V PWR)

Component: C1916 (0.1uF).

GMCH VCCAUX FILTER (MCH DDR DLL&IO, FSB HSIO&IO PWR 1.5V)

Component: C1918 (0.1uF).

GMCH VCC3G FILTER (PCI-E/DMI ANALOG 1.5V PWR)

Component: C1971 (10uF).

GMCH VCCA_MPLL FILTER (MCH MEMORY PLL 1.5V PWR)

Component: C1937 (0.1uF).

GMCH VCCA_3GPLL FILTER (3GIO PLL 1.5V PWR)

Component: C1976 (0.1uF).

NB (GM) Decoupling

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D DRAWING NUMBER 051-7155 REV. A

SCALE NONE SHT 19 OF 104

This diagram is a detailed schematic for the power and signal interface of an Apple Computer Inc. (ACI) laptop, specifically focusing on the NB (GM) Decoupling section. It is organized into a grid with columns numbered 8 to 1 and rows labeled A to D.

Power Interface (Rail Totals):

Rail	Signal	Max Current
2310mA Max?	=PPVCORE_S0_NB	1500mA Max
	=PP1V05_S0_FSB_NB	10mA Max?
	=PP1V05_S0_NB_VTT	800mA Max
	=PP1V05_S0_NB_CRT	?mA Max
3674mA Max	=PP1V5_S0_NB	?mA Max
	=PP1V5_S0_NB_3G	>1500mA Max
	=PP1V5_S0_NB_3GPLL	?mA Max
	=PP1V5_S0_NB_PCIE	?mA Max
	=PP1V5_S0_NB_PLL	100mA Max
	=PP1V5_S0_NB_TVDAC	24mA Max
3200mA Max	=PP1V5_S0_NB_VCCD_HMPLL	150mA Max
	=PP1V5_S0_NB_VCCAUX	1900mA Max
	=PP1V8_S3_MEM_NB	3200mA Max
132mA Max	=PP2V5_S0_NB_VCCSYN	70mA Max
	=PP2V5_S0_NB_VCC_TXLVDS	60mA Max
40mA Max?	=PP3V3_S0_NB	?mA Max
	=PP3V3_S0_NB_VCC_HV	40mA Max

Signal Connections:

- CRT Signals:** PP1V05_S0_NB_CRT, PP1V5_S0_NB_TVDAC, PP1V5_S0_NB_VCCD_HMPLL, PP1V5_S0_NB_VCCAUX, PP1V8_S3_MEM_NB, PP2V5_S0_NB_VCCSYN, PP2V5_S0_NB_VCC_TXLVDS, PP3V3_S0_NB, PP3V3_S0_NB_VCC_HV.
- LVDS Signals:** TP LVDS_BKLTCTL, TP LVDS_BKLTEN, TP LVDS_CLKCTLA, TP LVDS_CLKCTLB, TP LVDS_DDC_CLK, TP LVDS_DDC_DATA, NC LVDS_IBG, TP LVDS_VDDEN, NC LVDS_VREFH, TP LVDS_VREFL, NC LVDS_A_CLKP, NC LVDS_A_CLKN, NC LVDS_A_DATAP<2..0>, NC LVDS_A_DATAN<2..0>, NC LVDS_B_CLKP, NC LVDS_B_CLKN, NC LVDS_B_DATAP<2..0>, NC LVDS_B_DATAN<2..0>, NC NB_XOR LVDS_A34, NC NB_XOR LVDS_A35, NC NB_XOR LVDS_D27, NC NB_XOR LVDS_D28, TP SDVO_CTRLCLK, TP SDVO_CTRLDATA.
- Other Signals:** GMCH CORE PWR 1.05V BYPASS, MCH VTT BYPASS, MCH VCC_HV BYPASS, MCH VCCA_3GBG BYPASS, GMCH VCCAUX FILTER, GMCH VCC3G FILTER, GMCH VCCA_HPLL FILTER, GMCH VCCA_MPLL FILTER, GMCH VCCA_3GPLL FILTER, NB CLK DREFCLKIN P, NB CLK DREFCLKIN N, NB CLK DREFSSCLKIN P, NB CLK DREFSSCLKIN N.

Decoupling and Filtering:

- GMCH CORE PWR 1.05V BYPASS:** C1900 (470uF), C1902 (10uF), C1903 (10uF), C1904 (1uF), C1905 (0.22uF), C1906 (0.22uF), C1907 (0.22uF).
- MCH VTT BYPASS:** C1965 (4.7uF), C1966 (2.2uF), C1967 (0.22uF).
- MCH VCC_HV BYPASS:** C1914 (10uF), C1915 (0.1uF).
- MCH VCCA_3GBG BYPASS:** C1916 (0.1uF).
- GMCH VCCAUX FILTER:** C1918 (0.1uF).
- GMCH VCC3G FILTER:** C1970 (220uF), C1971 (10uF), C1972 (10uF).
- GMCH VCCA_HPLL FILTER:** C1934 (22uF), C1935 (0.1uF).
- GMCH VCCA_MPLL FILTER:** C1936 (22uF), C1937 (0.1uF).
- GMCH VCCA_3GPLL FILTER:** C1975 (10uF), C1976 (0.1uF).

Layout Notes:

- Place in cavity
- Place on the edge
- Place L and C close to MCH
- 10uF caps should be close to MCH on opposite side
- 3GPLL 10uF cap should be placed in cavity
- Route to caps, then GND

Apple Computer Inc. (ACI) Logo:

Document Information:

SIZE	DRAWING NUMBER	REV.
D	051-7155	A

Scale: NONE 19 OF 104










This diagram is a detailed schematic for the power and signal interface of an Apple Computer Inc. board, specifically focusing on the NB (GM) Decoupling section. It is organized into a grid with columns numbered 8 to 1 and rows labeled A to D.


Power Interface (Top Left): This section lists the power signals that leave the NB "block". It includes a table of rail totals and a list of signals with their respective maximum currents and voltages. For example, the PPV5 S0 NB VTT signal has a maximum current of 800mA and a voltage of 1.5V. The PPV5 S0 NB VCCD signal has a maximum current of 1500mA and a voltage of 1.5V.

Signal Interface (Top Right): This section lists the signals that enter the NB "block". It includes a table of signal names and their respective maximum currents and voltages. For example, the PPV5 S0 NB VTT signal has a maximum current of 800mA and a voltage of 1.5V. The PPV5 S0 NB VCCD signal has a maximum current of 1500mA and a voltage of 1.5V.

Decoupling and Filtering (Bottom): This section shows the decoupling and filtering components for various power rails. It includes components like capacitors (C1900, C1902, C1903, C1904, C1905, C1906, C1907, C1965, C1966, C1967, C1934, C1935, C1936, C1937, C1970, C1971, C1972, C1975, C1976), inductors (L1934, L1936, L1970, L1975), and resistors (R1975). It also includes layout notes such as "Place in cavity" and "Place on the edge".

Bottom Section: This section contains the NB (GM) Decoupling section, which includes a table of signal names and their respective maximum currents and voltages. It also includes a notice of proprietary property and a drawing number table.

[illegible]



NB Config Straps

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





NOTE FOR GPIO25:
- HAS INTERNAL 20K PU, ENABLED DURING RSMRST# AND DISABLED WITHIN 100MS AFTER RSMRST# DEASSERTS
- CAN NOT BE LOW FOR 3SUS AFTER RSMRST# ON BOOT (DMI AC COUPLING MODE STRAP)

NOTE:
SV_SET_UP IS LINDACARD DETECT
HI = PRESENT
LO = NOT PRESENT

LAYOUT NOTE:
PLACE R2306-14 WHERE PHYSICALLY ACCESSIBLE

SB: 3 OF 4

SYNC_MASTER=M38

SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE


SIZE: D

DRAWING NUMBER: 051-7155

REV.: A

SHT: 23

OF: 104




SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE		SHT	25 OF 104
NONE			

RTC Battery Connector




=PP3V3_S0_SB_PCI			
PCI_FRAME_L	R2623	1	2 8.2K
PCI_IRDY_L	R2624	1	2 8.2K
PCI_TRDY_L	R2625	1	2 8.2K
PCI_STOP_L	R2626	1	2 8.2K
PCI_SERR_L	R2627	1	2 8.2K
PCI_DEVSEL_L	R2628	1	2 8.2K
PCI_PERR_L	R2630	1	2 8.2K
PCI_LOCK_L	R2629	1	2 8.2K
PCI_REQ0_L	R2632	1	2 8.2K
PCI_REQ1_L	R2631	1	2 8.2K
PCI_REQ2_L	R2633	1	2 8.2K
PCI_REQ3_L	R2634	1	2 8.2K
INT_PIRQA_L	R2637	1	2 8.2K
INT_PIRQB_L	R2636	1	2 8.2K
INT_PIRQC_L	R2638	1	2 8.2K
INT_PIRQD_L	R2639	1	2 8.2K
SB_GPIO2	R2640	1	2 8.2K
SB_GPIO3	R2642	1	2 8.2K
SB_GPIO4	R2641	1	2 8.2K



SB RTC Crystal Circuit



Platform Reset Connections
Unbuffered




Initial resistor values are based on CRB, but may change after characterization.



SB Misc	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE		SHT	26 OF 104
NONE			



M1 SMBus Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes

Power aliases required by this page:

- =PP1V8_S3_MEM
- =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:


(NONE)

NOTE: This page does not supply VREF.
The reference voltage must be provided by another page.

"Lower" (surface-mount) slot

DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7155 REV. A

SCALE NONE SHT 28 OF 104

Page Notes

Power aliases required by this page:

- =PP1V8_S3_MEM
- =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA


BOM options provided by this page:

(NONE)

NOTE: This page does not supply VREF.
The reference voltage must be provided
by another page.

"Upper" (thru-hole) slot

DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7155	A
SCALE	SHT	OF
NONE	29	104

Page Notes

Power aliases required by this page:

- =PP1V8_S3_MEM
- =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA


BOM options provided by this page:

(NONE)

NOTE: This page does not supply VREF.
The reference voltage must be provided
by another page.

"Upper" (thru-hole) slot

DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7155	A
SCALE	SHT	OF
NONE	29	104



Memory Active Termination

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7155 REV. A

SCALE NONE SHT 30 OF 104

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

- =PP5V_S0_MEMVTT
- =PP1V8_S0_MEMVTT
- =PP0V9_S0_MEMVTT_LDO

BOM options provided by this page:
(NONE)

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



DDR2 Vref

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7155

REV.

A

SCALE


NONE

SHT

32

OF

104



FCTSEL	FCTSEL	PIN 6	PIN 7	PIN 10	PIN 11	
0	0	DOT96T	DOT96C	100MT	SST100MC_SST*	FOR INT. GRAPHIC SYSTEM
0	1	DOT96T	DOT96C	SRCT0	SRCC0	
1	0	SPREAD	SPREAD	SRCT0	SRCC0	* FOR EXT. GRAPHIC SYSTEM
1	1	OFF	LOW	SRCT0	SRCC0	

CLOCKS

SYNC_MASTER=M82ZNC_DATE=10/12/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051-7155

REV. A

SCALE NONE

SHT 33

OF 104



NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
#	0	0	0	266M
#	0	0	1	133M
#	0	1	0	166M
#	0	1	1	200M
#	1	0	0	100M
#	1	0	1	333M
#	1	1	0	400M
#	1	1	1	RESERVED

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

Clock Termination

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-7155

A

SCALE


NONE

SHT

34

OF

104



Mobile Clocking

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE		SHT	OF
NONE		37	104

63 =PP3V3 S0_IDE

CRITICAL
Q3820
FDZ293P

63 =PP5V_S0_IDE

PP5V S0_IDE_ODD
MIN LINE WIDTH=0.6 mm
MIN NECK WIDTH=0.4 mm
VOLTAGE=5V

NO STUFF
R3801
4.7K
5%
1/16W
402

R3820
10K
5%
1/16W
402

C3821
0.22uF
20%
6.3V
X5R
402

R3821
10K
5%
1/16W
402

ODD_PWR_EN L RC

22 ODD_PWR_EN L

CRITICAL
J3800
M-ST-SM1-LF

23 IDE RESET L

21 IDE PDD<7>

21 IDE PDD<6>

21 IDE PDD<5>

21 IDE PDD<4>

21 IDE PDD<3>

21 IDE PDD<2>

21 IDE PDD<1>

21 IDE PDD<0>

23 IDE PDIO L

23 IDE PDIO R

23 IDE PDIORDY

21 IDE PDA<2>

21 IDE PDCS1 L

21 IDE PDCS3 L

21 IDE PDD<8>

21 IDE PDD<9>

21 IDE PDD<10>

21 IDE PDD<11>

21 IDE PDD<12>

21 IDE PDD<13>

21 IDE PDD<14>

21 IDE PDD<15>

21 IDE PDIO L

21 IDE PDIO R

21 IDE IRQ14

21 IDE PDA<1>

21 IDE PDA<0>

21 IDE PDCS3 L

Indicates disk presence
SMC_ODD_DETECT

R3810
33K
5%
1/16W
402

R3803
6.2K
5%
1/16W
402

R3811
15K
5%
1/16W
402

51650335

Counters 10K pull-up to 5V in
ODD to keep SB GPIO <= 3.3V

```


21 SATA_RBIAS_P  _
21 SATA_RBIAS_N  _

```

MAKE_BASE=TRUE

1 R3860
24.9
1%
1/16W
MF-LF
2 402

SCALE	SHT 38 OF 104
-------	---------------



ETHERNET CONTROLLER		
SYNC_MASTER=M42		SYNC_DATE=10/12/2005
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE		SHT	41 OF 104
NONE			

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
BY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
ETHERNET	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
PHY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D

Page Notes


Power aliases required by this page:

- =PP2V5_ENET
- =GND_CHASSIS_ENET

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7155 REV. A

SCALE NONE SHT 42 OF 104




Page Notes

Power aliases required by this page:
- =PPBUS_S0_FWPWSW (system supply for bus power)
- =PP3V3_S0_FWPORTPWSW

Signal aliases required by this page:
- =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
(NONE)



FireWire Port Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE		SHT	OF
NONE		45	104

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	FW	FW_110D
BY	FW	FW_110D
PHY	FW	FW_110D
PAGE	FW	FW_110D

Page Notes

Power aliases required by this page:

- =PPFW_PORT1
- =PP3V3_S5_FWLATEVG
- =GND_CHASSIS_FW_PORT1

Signal aliases required by this page:

(NONE)



NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:

(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)



2nd TPA/TPB pair unused

3rd TPA/TPB pair unused

FW_B TPBIAS = NC FW_B TPBIAS
MAKE_BASE=TRUE
NO_TEST=YES

FW_B TPA P = NC FW_B TPAP
MAKE_BASE=TRUE
NO_TEST=YES

FW_B TPA N = NC FW_B TPAN
MAKE_BASE=TRUE
NO_TEST=YES

FW_B TPB P = NC FW_B TPBP
MAKE_BASE=TRUE
NO_TEST=YES

FW_B TPB N = NC FW_B TPBN
MAKE_BASE=TRUE
NO_TEST=YES

FW_C TPBIAS = NC FW_C TPBIAS
MAKE_BASE=TRUE
NO_TEST=YES


FW_C TPA P = NC FW_C TPAP
MAKE_BASE=TRUE
NO_TEST=YES

FW_C TPA N = NC FW_C TPAN
MAKE_BASE=TRUE
NO_TEST=YES


FW_C TPB P = NC FW_C TPBP
MAKE_BASE=TRUE
NO_TEST=YES

FW_C TPB N = NC FW_C TPBN
MAKE_BASE=TRUE
NO_TEST=YES

FW Power Class Strap
Single-port system sets PC=0




Late-VG Protection Power




FireWire Ports	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE		SHT	OF
NONE		46	104

Port Power Switch



Right USB Port



Place L5200, L5205 and L5206 across moat

External USB Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7155 REV. A

SCALE NONE SHT 52 OF 104

Left I/O Board Connector



Left I/O Board Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7155 REV. A

SCALE NONE SHT 55 OF 104



PCI-E Connections

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7155

REV.

A

SCALE


NONE


SHT

57

OF

104







- SMC CPU INIT 3 3 L == FWH INIT L
- SMC NB ISENSE == SMC P1V05S0 ISENSE
- SMC MEM ISENSE == SMC P1V8S3 ISENSE
- PM EXTTIS L == DIMM OVERTEMP L
- SMC SYS LED == TP SMC SYS LED
- SMC ANALOG ID == TP SMC ANALOG ID
- SMC BATT VSET == TP SMC BATT VSET
- SMC SYS VSET == TP SMC SYS VSET
- SMC FAN 2 CTL == TP SMC FAN 2 CTL
- SMC FAN 2 TACH == TP SMC FAN 2 TACH
- SMC FAN 3 CTL == TP SMC FAN 3 CTL
- SMC FAN 3 TACH == TP SMC FAN 3 TACH
- SMC XDP TCK == TP SMC XDP TCK
- SMC XDP TDO L == TP SMC XDP TDO L
- SMC XDP TMS == TP SMC XDP TMS
- SMC XDP TRST L == TP SMC XDP TRST L
- SMC P20 == TP SMC P20
- SMC P21 == TP SMC P21
- SMC P22 == TP SMC P22
- SMC P23 == TP SMC P23
- SMC P26 == TP SMC P26
- SMC P27 == TP SMC P27
- SMC PF0 == TP SMC PF0
- SMC PF1 == TP SMC PF1

- SMC TPM GPIO1
- SMC TPM GPIO2
- SMC TPM PP
- SC RX L
- SC TX L
- SMC_EXCARD_OC_L

SMC 1.05V to 3.3V Level Shifting




SMC 3.3V to 1.05V Level Shifting



SMC PWRGD Circuit

Reports when 5V S5 and 3.3V S5 are in regulation



- SMC ONOFF L
- SMC LID
- SMC FWE
- SMC TX L
- SMC RX L
- SMC CPU RESET 3 3 L
- SMC XDP TCK 3 3
- SMC XDP TDO 3 3
- SMC BATT TRICKLE EN L
- SMC BATT CHG EN
- SMC ADAPTER EN
- SMC CASE OPEN
- SMC BC ACOK
- SMC_EXCARD_CP
- PM_SUS_STAT L
- PM_SLP_S5 L

SMC Support

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



LPC+ Debug Connector

SYNC_MASTER=M42 SYNC_DATE=07/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7155 REV. A

SCALE NONE SHT 60 OF 104







R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH ICH7M AND TEK0A(LAN CHIP)
R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M
R6303 SHOULD BE PLACED LESS THAN 100 MILS FORM FLASH ROM

SPI BOOTROM

SYNC_MASTER=MSYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-7155	REV.	A
SCALE	NONE	SMT	63	OF	104



ALS Support

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

www.laptop-schematics.com

Left Fan



Right Fan



Fan Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE D DRAWING NUMBER 051-7155 REV. A

SCALE NONE SHT 65 OF 104



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



Desired orientation when placed on board top-side: Desired orientation when placed on board bottom-side:



M1 placement: Bottom-side

Sudden Motion Sensor (SMS)

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7155	A
SCALE	SHT	OF
NONE	66	104


www.laptop-schematics.com



NOTE:
SINCE CURRENT OF VSB IS NOT YET ON SPEC,
1/8W (R6704/R6705) IS USED FOR NOW

TPM		
SYNC_MASTER=M38		SYNC_DATE=11/16/2005
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE		SHT	OF
NONE		67	104



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	1	0	1-Phase	DCM

$$V_{out} = Gain * ((2.1 \text{ mV/A} * I_{load}) + V_{offset})$$
$$V_{offset} = (V_{drp_offset} * K_{droop}) + V_{amp_offset}$$
$$Gain = R_c / (R_a + R_b)$$

Voffest worst-case ~2.3mV (+/- ~1A offset)
Vout @ 36A = 2.44V-2.60V


IMVP6 CPU VCore Regulator

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE		SHT	75 OF 104
NONE			




Connect to RUNSS pins to control outputs.
If unconnected, powers up with VIN.
NOTE: Be aware of pull-ups to VIN on these signals.

5V S3 FET




5V S0 FET




5V / 1.5V Power Supply
SYNC_MASTER=M1_MLB SYNC_DATE=01/05/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE		SHT	76 OF 104
NONE			


2.5V S3 Regulator




2.5V S0 FET



1.2V S3 Regulator



1.2V S0 FET



2.5V & 1.2V Regulators

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7155 REV. A

SCALE NONE SHT 77 OF 104



1.05V Current Sense

3.3V / 1.05V Power Supplies

SYNC_MASTER=M1_MLB SYNC_DATE=01/05/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE		SHT	79 OF 104
NONE			

Power Control Signals

3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




Unused PG00D Signals

=P5VP1V5_PG00D	=TP_P5V_P1V5_PG00D
=P1V8S3_PG00D	=TP_P1V8S3_PG00D
	MAKE_BASE=TRUE

Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation



3.3V G3Hot Supply & Power Control

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-7155	A
SCALE	SHT	OF
NONE	80	104



"S3AC" rail is ON in S3 on AC, OFF in S3 on battery

Power Aliases
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE		SHT	OF
NONE		81	104



PBus-In & Battery Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7155 REV. A

SCALE NONE SHT 82 OF 104





GPU VCore Supply

GPU VCore Current Sense

Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC to BBP pins.
NOTE: BBP tracks VDDC based on GPU voltage GPIO.

$V_{out(LOW)} = 0.6V * (1 + R_a / R_b)$
 $V_{out(HIGH)} = 0.6V * (1 + R_a / R_{eq})$
 $R_{eq} = R_b || R_c$

Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.55V when active. When inactive, provides VSS to BBN pins.

$V_{out} = -V_{in} * R_b / R_a$
Recommended values:
 $R_a = V_{in} / 50 \mu A$
 $R_b = -V_{out} / 50 \mu A$

$V_{out} = -0.55V$
125mA max output
(Regulator limit)

GPU (M56) Core Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

051-7155

REV.

A

SCALE

NONE

SHT

85

OF

104

Page Notes

Power aliases required by this page:
- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

8

7

6

5

4

3

2

1

D

D

C


C

B

B

A

A



ATI M56 Core Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D

DRAWING NUMBER 051-7155

REV. A

SCALE NONE

SHT 86 OF 104

Page Notes

Power aliases required by this page:
- =PP1V8R2V0_S0_FB_GPU

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



ATI M56 Frame Buffer I/F

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7155	A
SCALE	SHT	OF
NONE	87	104



Renamed signals			
GPU_CLK27M	MAKE_BASE=TRUE	GPU_XTALIN	
Unused signals			
NC_GPU_XTALOUT	MAKE_BASE=TRUE	GPU_XTALOUT	
NC_ATI_ROMCS_L	MAKE_BASE=TRUE	TP_ATI_ROMCS_L	
NC_FB_A_MA12	MAKE_BASE=TRUE	TP_FB_A_MA12	
NC_FB_B_MA12	MAKE_BASE=TRUE	TP_FB_B_MA12	
NC_GPU_GENERICA	MAKE_BASE=TRUE	GPU_GENERICA	
NC_GPU_GENERICB	MAKE_BASE=TRUE	GPU_GENERICB	
NC_GPU_GENERICC	MAKE_BASE=TRUE	GPU_GENERICC	
NC_GPU_VGA_R	MAKE_BASE=TRUE	GPU_VGA_R	
NC_GPU_VGA_G	MAKE_BASE=TRUE	GPU_VGA_G	
NC_GPU_VGA_B	MAKE_BASE=TRUE	GPU_VGA_B	
TP_GPU_VGA_HSYNC	MAKE_BASE=TRUE	GPU_VGA_HSYNC	
TP_GPU_VGA_VSYNC	MAKE_BASE=TRUE	GPU_VGA_VSYNC	
NC_GPU_TV_Y	MAKE_BASE=TRUE	GPU_TV_Y	
NC_GPU_TV_C	MAKE_BASE=TRUE	GPU_TV_C	
NC_GPU_TV_COMP	MAKE_BASE=TRUE	GPU_TV_COMP	
NC_LVDS_U_DATAP<3>	MAKE_BASE=TRUE	LVDS_U_DATA_P<3>	
NC_LVDS_U_DATAN<3>	MAKE_BASE=TRUE	LVDS_U_DATA_N<3>	
NC_LVDS_L_DATAP<3>	MAKE_BASE=TRUE	LVDS_L_DATA_P<3>	
NC_LVDS_L_DATAN<3>	MAKE_BASE=TRUE	LVDS_L_DATA_N<3>	
NC_ATI_DVPCLK	MAKE_BASE=TRUE	ATI_DVPCLK	
NC_ATI_DVPCNTL<2..0>	MAKE_BASE=TRUE	ATI_DVPCNTL<2..0>	
NC_ATI_DVPPDATA<15..0>	MAKE_BASE=TRUE	ATI_DVPPDATA<15..0>	
Required for debug access			
TP_ATI_DVPPDATA<23..16> = ATI_DVPPDATA<23..16>			
Also required: GPIO10 - GPIO13			

PP3V3 S0 GPU

R9390 4.7K 1/16W MF-LF 4022

R9391 4.7K 1/16W MF-LF 4022

GPU_DDC_B_CLK

GPU_DDC_B_DATA

GPU Straps

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



GDDR3 Frame Buffer A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7155	A
SCALE	SHT	OF
NONE	89	104

Page Notes

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

GDDR3 Frame Buffer B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7155	A
SCALE	SHT	OF
NONE	90	104



Power aliases required by this page:


- =PP3V3_GPU_GPIOS
- =PP2V5_PVDD
- =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:

- =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
- =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:

(NONE)



Page Notes

Power aliases required by this page:

- =PP2V5_S0_GPU
- =PP1V8R2V5_S0_GPU_LVDDR


Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

Sum of peak currents on this page: 605mA



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

ATI M56 Video Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7155	A
SCALE	SHT	OF
NONE	93	104



ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL		
	VGA	VGA	GPU_R2	73 75
	VGA	VGA	GPU_G2	73 75
	VGA	VGA	GPU_B2	73 75
	LVDS	LVDS	LVDS_U_CLK_P	73 77
	LVDS	LVDS	LVDS_U_CLK_N	73 77
	LVDS	LVDS	LVDS_U_DATA_P<2..0>	73 77
	LVDS	LVDS	LVDS_U_DATA_N<2..0>	73 77
	LVDS	LVDS	LVDS_L_CLK_P	73 77
	LVDS	LVDS	LVDS_L_CLK_N	73 77
	LVDS	LVDS	LVDS_L_DATA_P<2..0>	73 77
	LVDS	LVDS	LVDS_L_DATA_N<2..0>	73 77
	LVDS	LVDS	LVDS_U_CLK_CONN_P	74 77
	LVDS	LVDS	LVDS_U_CLK_CONN_N	74 77
	LVDS	LVDS	LVDS_U_DATA_CONN_P<2..0>	74 77
	LVDS	LVDS	LVDS_U_DATA_CONN_N<2..0>	74 77
	LVDS	LVDS	LVDS_L_CLK_CONN_P	74 77
	LVDS	LVDS	LVDS_L_CLK_CONN_N	74 77
	LVDS	LVDS	LVDS_L_DATA_CONN_P<2..0>	74 77
	LVDS	LVDS	LVDS_L_DATA_CONN_N<2..0>	74 77
	TMDS	TMDS	TMDS_CLK_P	73 75 82
	TMDS	TMDS	TMDS_CLK_N	73 75 82
	TMDS	TMDS	TMDS_DATA_P<5..3>	73 75 82
	TMDS	TMDS	TMDS_DATA_N<5..3>	73 75 82
	TMDS	TMDS	TMDS_DATA_P<2..0>	73 75 82
	TMDS	TMDS	TMDS_DATA_N<2..0>	73 75 82

INVERTER INTERFACE

Internal Display Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-7155

A


SCALE

SHT

94

OF

104



NET TYPE		
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL
TMDS	TMDS	TMDS CLK R P
TMDS	TMDS	TMDS CLK R N
TMDS	TMDS	TMDS DATA R P<5..0>
TMDS	TMDS	TMDS DATA R N<5..0>
TMDS	TMDS	TMDS CLK F P
TMDS	TMDS	TMDS CLK F N
TMDS	TMDS	TMDS DATA F P<5..0>
TMDS	TMDS	TMDS DATA F N<5..0>


External Display Connector
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Left ALS Connector

C4966
0.0047uF
18%
25V
CERAMIC
402


SATA_C_D2R_UF_P
SATA_C_D2R_UF_N
SATA_C_D2R_C_P
SATA_C_D2R_C_N
=USB_BT_N
=USB_BT_P
SATA_C_R2D_P
SATA_C_R2D_UF_

PLACEMENT,
PLACEMENT,



 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7155	REV. A
	SCALE NONE	SHT 98 OF 104	





LVDS Interface Pull-downs

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7155

REV.

A

SCALE

NONE

SHT

99

OF

104

	8	7	6	5	4	3	2	1
	Date - Radar # - Description			Date - Radar # - Description			Date - Radar # - Description	
	DMS Release #03000 (RFA #394758)			DMS Checkin #07001			DMS Checkin #11002	
	2005/08/11 - 4214109 - Changed J4931 to proper 518S0342 part.			2005/09/28 - 4221965 - Added 2.2uF caps on S0-DIMM VREF pins.			2005/11/21 - 4351196 - Added 1K pull-down on IDE_RESET_L.	
	2005/08/12 - 4231030 - Changed pinout of J4960, added placement notes.			2005/09/28 - 4278828 - Adjusted P5VS5_PG00D R's, added cap on PM_RSMRST_L.			(11.5.0) 2005/11/21 - 4343202 - Changed RC value and net name for USB OC.	
	Changes from Proto Branch (DMS Release #04000):			2005/09/29 - 4232826 - Swapped Vtt RPAK functions to free up unnecessary part.			2005/11/22 - 4350840 - Swapped TMS termination components for placement.	
	2005/08/27 - 4230219 - Changed Y3301 to non-obsolete part.			2005/09/30 - 4261313 - Added placeholder connector for IR FFC connector.			(11.6.0) 2005/11/22 - 4352020 - Changed 2.5V S3 supply inductor & compensation values.	
	2005/08/27 - 4235208 - Changed value of R7707 to fix 2.5V S3 supply.			2005/09/30 - 4282162 - Changed GPU BBN supply to MAX1673.			(11.7.0) 2005/11/28 - 4347845 - Added pull-down resistors on LVDS interface.	
	2005/08/27 - 4235213 - Changed R8305, R8310, R8315 to slow down FET RCs.			2005/09/30 - 4248911 - Sync with M38 & M42.			2005/11/30 - 4227340 - Removed CPU VCore current sense input RC.	
	2005/08/27 - 4235401 - Moved a few pins at L10 BTB connector.			2005/09/30 - 4282349 - Added CRITICAL flags to parts identified in scrub.			2005/11/30 - 4331670 - Added CRITICAL flags to some more parts.	
D	2005/08/27 - 4227325 - Removed S0 option for camera, now S3-only.			DMS Checkin #07002			2005/11/30 - 4343864 - Added EMI/ESD parts at camera connector.	
	2005/08/27 - 4227369 - Removed SMC options for display/backlight, now GPU-only.			2005/10/04 - 4256409 - Changed fan CTL series R's to 2N7002 level-shifter.			(11.8.0) 2005/11/30 - 4358831 - Added pull-downs on two SB-to-SMC signals.	
	2005/08/27 - 4225433 - Changed PBUS voltage sense circuit.			2005/10/04 - 4261313 - Deleted placeholder connector, grew HDD connector for IR.			2005/12/01 - 4362404 - Changed TMS diff term from 100-ohm to 180-ohm.	
	2005/08/28 - 4217535 - Added Left ALS FFC connector.			2005/10/04 - 4281394 - BOM option change to stuff right USB ESD protection part.			2005/12/01 - 4352020 - Changed 2.5V supply inductor to RoHS-compliant part.	
	2005/08/28 - 4232563 - Changed analog video from Y/C/Comp to G2/R2/B2.			2005/10/06 - 4227330 - Added ESD protection on top-case USB port.			2005/12/01 - 4227340 - Changed supply for 1.8V S3 current sense amp.	
	2005/08/28 - 4235203 - Changed BOM settings to stuff R2251.			2005/10/07 - 4286888 - BOM restructuring per EVT build plan.			2005/12/01 - 4362566 - Restructured BOM for thick/thin PCB versions.	
	2005/08/28 - 4217524 - Added LEFT ALS connector (J6430).			2005/10/07 - 4292633 - Changed IMVP6 10K NTC from 10% to 5% part.			2005/12/01 - 4347845 - RPAK pinswaps to LVDS pull-downs for PCB layout.	
	2005/08/28 - 4217535 - OMITs and tables to change 4-pin WTB connector parts.			2005/10/07 - 4248911 - Sync with M38 & M42.			(11.9.0) DMS Checkin #11003	
	2005/08/28 - 4221973 - Added pull-up for SB GPIO22 (REQ4#).			DMS Checkin #07003			2005/12/02 - 4256256 - Added BOMOPTION to R8801 to allow per-project control.	
	2005/08/28 - 4225369 - Changed ISL6269 PVCC aliases, added RC for 3.3V S5.			2005/10/08 - 4214493 - Simplified FireWire port power circuit for BOM consolidation.			2005/12/02 - 4363848 - Removed M56 GPU die rev B13 support from BOM.	
	2005/08/28 - 4225433 - Changed PBUS Voltage Sense circuit.			2005/10/08 - 4293072 - Various BOM / connection changes at IMVP6 (CPU VCore).			2005/12/02 - 4363870 - Removed M1a support from BOM.	
	2005/08/28 - 4227322 - Changed FW323 PCI_VIOS pin from 3.3V S0 to 3.3V S3.			2005/10/08 - 4286729 - Changed value of TPM Xtal caps.			2005/12/02 - 4217524 - Updated part number for J6430.	
	2005/08/28 - 4235179 - OMIT and table to change 8-pin DC-In connector to 6-pin.			2005/10/08 - 4290735 - Swapped trackpad & PCIe Mini Card USB connections.			(11.10.0) DMS Release #12000-13000 (DVT releases)	
	2005/08/28 - 4235179 - Changed PBUS net names to merge PBUS A & PBUS B.			2005/10/09 - 4235898 - Part moves & rfedes changes to support sync with M9.			2005/12/07 - 4375840 - Synced 4 pages from mlb_dvt branch back to trunk.	
	2005/08/28 - 4232715 - Added FireWire ISense resistor, changed INA193 to INA194.			2005/10/09 - 4214494 - Changed GPU VCore supply enable to use 1.2V/2.5V S3 PG00Ds.			2005/12/12 - 4235898 - Changes to LVDS net names to support mux option.	
	2005/08/28 - 4235217 - Added RC on Q3820 gate to slow down ODD FET turn-on.			2005/10/09 - 4272237 - Changed 2.5V S0 FET RC to 100K to slow down turn-on.			2005/12/12 - 4362451 - Added MAKE_BASE=TRUE to SMC 32KHz SUSCLK net.	
	2005/08/28 - 4225369 - OMITs and tables for staged LeMenu BOM approach.			DMS Checkin #07004			2006/01/03 - 4375840 - Synced 1 page from mlb_dvt branch back to trunk.	
	2005/08/28 - 4227323 - Repinned Top-Case Flex connector.			2005/10/10 - 4232826 - Swapped Vtt RPAK functions to optimize layout.			2006/01/03 - 4290282 - Removed BOM table, changed L9455 to 155S0002.	
	DMS Checkin #04001			2005/10/10 - 4247941 - Net property updates found via back-annotation.			2006/01/03 - 4347845 - Changed LVDS pull-downs from 10K to 8.2K.	
	2005/08/29 - 4235179 - Changed J8200 to proper 6-pin part.			DMS Checkin #07005			2006/01/03 - 4391436 - Swapped N/P signal names on one portion of SATA_R2D.	
	2005/08/29 - 4232826 - Changed MEM_ODT* from RPAKs to discrete Rs.			2005/10/10 - 4229560 - Removed Physical Security circuitry.			(13.1.0) 2006/01/03 - 4362451 - Removed power jumpers and 0-ohm resistor.	
	2005/08/29 - 4217524 - Changed R6430 from 4.5K to 3.5K.			2005/10/10 - 4214493 - Cost reductions to GPU power supply circuitry.			2006/01/05 - 4362566 - Removed 920- number for thin PCB option.	
	2005/08/29 - 4237119 - Changed L10 5V S3 to 5V S5.			2005/10/10 - 4214847 - Changed 0-ohm resistor to solder jumper.			2006/01/05 - 4394079 - Added BOMOPTION to SYS_ONEWIRE pull-up.	
	2005/08/29 - 4225369 - Changed 3.3V S5 sequence to follow 5V S5 PG00D.			2005/10/10 - 4248911 - Sync with M38 & M42.			2006/01/05 - 4362451 - Removed power jumpers and 0-ohm resistor.	
	2005/08/29 - 4227336 - Changed Y5920 to 197S0169.			2005/10/10 - 4295280 - Changed sleep LED connection per new SMC ERS.			2006/01/05 - 4362451 - Restructured BOM tables to eliminate LeMenu.	
	2005/08/29 - 4227309 - Resolved sync issues with M38 (SB page 21).			DMS Checkin #07006			2006/01/06 - 4402184 - Changed R7540 value for IMVP6 load-line improvement.	
	2005/08/29 - 4227310 - Resolved sync issues with M38 (SB page 22).			2005/10/11 - 4261313 - Updated SATA connector pinout to match latest flex.			2006/01/06 - 4362451 - Added System Block Diagram, updated Power Diagram.	
	2005/08/29 - 4227312 - Resolved sync issues with M38 (SB page 23).			2005/10/11 - 4227308 - Deleted unnecessary MCH TVDAC filtering.			(13.2.0) DMS Release #A000 (Production Release)	
	2005/08/29 - 4227322 - Sync page 44 with M42 to fix FW power net S-states.			2005/10/11 - 4229560 - Changed SB GNT3#/GNT4# back to test points.			(0.1.0) 2006/01/09 - 4403346 - Schem P/N changed from 051-6941 to 051-7076.	
	2005/08/29 - 4227332 - Resolved sync issues with M38 (SMC page 58).			2005/10/12 - 4248911 - Sync with M38 & M42.			(0.2.0) 2006/01/09 - 4403360 - Changed all FDC796N parts to FDM6296.	
	2005/08/29 - 4227335 - Changed U5900 to resolve ROHS issue.			2005/10/12 - 4295280 - Changed sleep LED connection per new SMC ERS.			(0.2.0) 2006/01/12 - 4403360 - Changed C6222 from FDM6296 back to FDC796N.	
	DMS Checkin #04002			2005/10/12 - 4298899 - Changed stuffing option to disable PLT_RST gating.			2006/01/13 - 4403346 - Updated to newer 630- and EEE #'s.	
	2005/08/30 - 4225433 - Fixed voltage divider values in PBUS VSense circuit.			2005/10/12 - 4297684 - Split FW323 VSSA from VSS to reduce noise.			(0.3.0) DMS Release #01000-03000 (Post-PVT Qual Build Releases)	
	2005/08/30 - 4217535 - Removed BOM tables and OMITs for new 4-pin WTB connector.			2005/10/12 - 4223808 - Power supply changes per vendor feedback.			2006/02/07 - 4403346 - Synced 18 pages from mlb_mosfet_qual branch to trunk.	
	2005/08/31 - 4214109 - Reversed pinout of J4931 to match updated PCB footprint.			2005/10/12 - 4227320 - Updated SB pin name for GPIO 5 (ODD_PWR_EN_L).			2006/02/10 - 4437189 - Changed R7757 to 1Mohm & R7770 to 100K.	
	2005/08/31 - 4227328 - Added ESD protection diode on right USB port.			2005/10/12 - 4244539 - Retasked FET to control 3.3V S0 FET from GPU VCore PG00D.			(3.1.0) 2006/02/10 - 4403360 - Changed R7910 from 3.01k to 5.62k.	
	2005/08/31 - 4223808 - Various power supply R/C updates, plus some R/C adds.			2005/10/12 - 4247941 - Added properties to resolve a PCB constraint issue.			(3.2.0) 2006/02/13 - 4431947 - Removed NO STUFF option from C3309.	
	2005/08/31 - 4227315 - Changed BSA bus pull-ups from 2K to 10K.			2005/10/12 - 4214493 - Consolidated 0.22uF caps in design.			(3.3.0) 2006/02/13 - 4403346 - Changed BOM structure for 3 CPU speeds.	
	2005/08/31 - 4237025 - Added R8824 and R8827 for GPU memory configuration straps.			2005/10/12 - 4298905 - Changed ethernet VMAIN_AVLBL connection.			2006/02/14 - 4403346 - Updated part numbers for BootROM and SMC.	
	DMS Checkin #04003			2005/10/12 - 4298943 - Replaced last remaining non-RoHS compliant connector.			(A.0.0) DMS Release #A000 (Production Release)	
	2005/08/31 - 4240157 - Corrected pinout at SATA/BT conn (J4960) to match flex.			2005/10/12 - 4214494 - Implemented circuit to power down ethernet in S3 on battery.			2006/02/17 - 4449123 - Changed C7537: 4.7nF -> 47pF, R7537: 3.57K -> 4.42K.	
	2005/08/31 - 4240150 - Swapped PCIe Mini Card R2D/D2R connections at J5500.			DMS Checkin #07007			(B.0.0) DMS Release #B000 (BOM Update)	
	2005/08/31 - 4232563 - Corrected net properties on R2/G2/B2 nets.			2005/10/13 - 4247941 - Swapped pins at trackpad ESD protection diode.			2006/03/01 - 4457745 - Added 128S0094 & 128S0095 as alternates for 128S0060.	
	2005/08/31 - 4227306 - Swapped primary & alt part numbers for CPU VCore caps.			DMS Checkin #07008			2006/03/01 - 4457745 - Added 128S0081 as alternate for 128S0061.	
	2005/08/31 - 4240300 - Changed C6455 to a smaller part for cost & MCO.			2005/10/13 - 4247941 - Unswapped pins at trackpad ESD protection diode.			(C.0.0) DMS Release #C000 (BOM Update for EE Qual Build)	
	2005/08/31 - 4240486 - Power line width & neck reductions at PCB request.			DMS Checkin #07009			(D.0.0) DMS Release #D000 (BOM Update)	
	2005/08/31 - 4240257 - Swapped some top & bottom EMC connections at DVI connector.			2005/10/13 - 4247941 - Removed NO_TEST properties from CPU FSB strobe signals.			(D.0.0) DMS Release #D000 (BOM Update)	
	DMS Checkin #04004			2005/10/14 - 4247941 - Restored NO_TEST properties, added EXPOSED_VIA properties.			2006/03/20 - 4485021 - Changed R7542 from 9.31K to 11.5K for CPU VCore OCP.	
	2005/08/31 - 4227328 - Changed EMI caps from 50V to 16V to fid in ESD protection.			2005/10/17 - 4292633 - Changed remaining 10K NTCs to new 5% part.			(E.0.0) DMS Release #E000 (BOM Update)	
	DMS Checkin #04005			2005/10/17 - 4304248 - Updated GPU VCore / BBP voltages for B13/B24 support.			2006/03/31 - 4498859 - Updated BOM table for screened ISL6262.	
	2005/09/02 - 4241087 - Fixed pinout of USB D+/D- at camera connector to match FHB.			DMS Release #08000-11000 (EVT releases)			(F.0.0) DMS Release #F000 (New EEE/BOM Release)	
	2005/09/02 - 4243269 - Inverted GPU VCore control, adjusted supply R values.			2005/10/20 - 4310267 - Synced 4 pages from mlb_evt branch back to trunk.			2006/04/10 - 4508528 - Replace PwrSupply MLCs with POSCAPs for noise red.	
	2005/09/02 - 4244019 - Moved GPU-related power alias from PP3V3_S0 to PP3V3_S0_GPU.			2005/10/21 - 4310267 - Synced 3 pages from mlb_evt branch back to trunk.			2006/04/17 - 4517184 - New BOM/EEE numbers for new configs	
	2005/09/02 - 4240486 - Adjusted line/neck widths, changed J4931 to 518S0371.			2005/10/21 - 4235898 - Synced 2 pages from m9/mlb.			2006/04/17 - 4517438 - Add 47nH 1.30hm inductors across TMSD data lines	
	DMS Checkin #04006			2005/10/26 - 4310267 - Synced 4 pages from mlb_evt branch back to trunk.			(1.0.0) DMS Release #1000 (New Board and BOM Release)	
	2005/09/03 - 4232534 - Fixed documentation of battery address on I2C page.			2005/11/03 - 4310267 - Synced 6 pages from mlb_evt branch back to trunk.			(2.0.0) DMS Release #2000 (New Board and BOM Release)	
	2005/09/03 - 4244484 - Changed P1V5S0_RUNSS circuit to work properly in G3Hot.			2005/11/05 - 4298899 - Removed unused platform reset gate.			(3.0.0) DMS Release #A000 (Production Release)	
	2005/09/03 - 4244539 - Added GPUVCORE_PG00D to 1.2V, 1.8V, & 2.5V S0 sequence.			2005/11/15 - 4322537 - Updated thru-hole S0-DIMM connector part number.				
	2005/09/03 - 4227315 - Changed SMBus pull-ups to 4.7K.			2005/11/16 - 4345498 - Updated Ethernet & FireWire crystal part numbers.				
	2005/09/03 - 4232534 - Added notes for power supplies and connectors.			2005/11/16 - 4235898 - Aliased connection to ALS_GAIN to support M9 request.				
	DMS Checkin #04007			2005/11/16 - 4235898 - Changed Yukon power rail neck widths per M9 request.				
	2005/09/06 - 4240486 - Removed NO_TEST property from GPU HSYNC and VSYNC.			2005/11/16 - 4227333 - Fixed single-pin nets caused by SMC net name updates.				
	2005/09/06 - 4246683 - Removed NO STUFF option from R8805 per ATI request.			2005/11/18 - 4235898 - Changed R4210 package size per M9 request.				
	2005/09/06 - 4232534 - Fixed label BOM tables to call out proper EEE #'s.			2005/11/18 - 4235898 - Changed C9710 GND connection per M9 request.				
	DMS Release #05000-07000 (Proto 2 releases)			2005/11/19 - 4346184 - Fixed location of SATA R2D common-mode choke.				
	2005/09/08 - 4247941 - Net property & name changes to support PCB/ICT requests.			2005/11/19 - 4347717 - Changed SMS self-test pull-up to pull-down.				
	2005/09/08 - 4248911 - Sync with M38 & M42.			2005/11/19 - 4350840 - Simplified TMSD filtering to allow movement of filter.				
	2005/09/08 - 4214493 - Combined RTC coin cell diodes into dual-diode package.			2005/11/19 - 4229560 - Changed FW chip back to REQ/GNT3.				
	2005/09/08 - 4229560 - First implementation of Physical Security Guidelines.			2005/11/19 - 4350849 - Added option to connect SB_GPIO30 to ENET_LOM_DIS_L.				
	2005/09/16 - 4256660 - Updated FUNC_TEST property for merged PBUS.			2005/11/19 - 4340256 - Changed topcase flex trackpad power from 3.3V to 5V.				
	2005/09/16 - 4229560 - Changed FW PCI REQ/GNT pair for Physical Security.			2005/11/19 - 4292165 - Refreshed schematic symbol for U3750 (library update).				
	2005/09/19 - 4247941 - GND line/neck/voltage properties updated per PCB request.							
	2005/09/19 - 4235898 - Moved signal alias to improve schematic reuse.							
	2005/09/20 - 4214847 - Updated L1970 (old part no longer exists in library).							
	2005/09/21 - 4227306 - Changed CPU VCore caps to proper production part number.							
	2005/09/21 - 4234952 - Replaced FDG6324L parts with FDG6332C for cost & supply.							
	2005/09/26 - 4239505 - Updated J4200 (old part no longer exists in library).							
	2005/09/26 - 4274915 - Thermal sensor BOM updates from Proto 2 MLB branch.							
	2005/09/26 - 4274915 - U6301 part number updated to M1 development BootROM.							
	8	7	6	5	4	3	2	1

	A		
	SYNC_MASTER=N/A		SYNC_DATE=N/A
	NOTICE OF PROPRIETARY PROPERTY		
	THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
	I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
	II NOT TO REPRODUCE OR COPY IT		
	III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
	SCALE	SHT	100 OF 104
	NONE		

	8	7	6	5	4	3	2	1
--	---	---	---	---	---	---	---	---

</

