

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

OROYA

01/23/2007 - EVT

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
				DATE	DATE
?		?	?	?	?

Page	Contents	Sync	Date
1	Table of Contents	N/A	N/A
2	System Block Diagram	(T9_MLB)	08/23/2006
3	Power Block Diagram	(T9_MLB)	08/23/2006
4	Power Block Diagram	N/A	N/A
5	BOM Configuration	N/A	N/A
6	Revision History	N/A	N/A
7	Functional / ICT Test	(MASTER)	(MASTER)
8	Power Aliases	(MASTER)	(MASTER)
9	Signal Aliases	(T9_MLB)	08/23/2006
10	CPU FSB	T9_NAME	01/17/2007
11	CPU Power & Ground	T9_NAME	01/17/2007
12	CPU Decoupling & VID	M76_MLB	01/18/2007
13	eXtended Debug Port (XDP)	T9_NAME	12/12/2006
14	NB CPU Interface	T9_NAME	01/17/2007
15	NB PEG / Video Interfaces	T9_NAME	01/17/2007
16	NB Misc Interfaces	T9_NAME	01/17/2007
17	NB DDR2 Interfaces	T9_NAME	01/17/2007
18	NB Power 1	T9_NAME	01/17/2007
19	NB Power 2	T9_NAME	01/17/2007
20	NB Grounds	T9_NAME	01/17/2007
21	NB Standard Decoupling	T9_NAME	01/17/2007
22	NB Graphics Decoupling	M76_MLB	01/18/2007
23	SB Enet, Disk, FSB, LPC	T9_NAME	01/17/2007
24	SB PCI, PCIE, DMI, USB	T9_NAME	01/19/2007
25	SB Pwr Mgt, GPIO, Clink	T9_NAME	01/22/2007
26	SB Power & Ground	T9_NAME	01/17/2007
27	SB Decoupling	T9_NAME	01/17/2007
28	SB Misc	(T9_MLB)	08/24/2006
29	Clock (CK505)	T9_NAME	01/22/2007
30	Clock Termination	(MASTER)	08/23/2006
31	DDR2 SO-DIMM Connector A	(M59_SYNC)	08/24/2006
32	DDR2 SO-DIMM Connector B	(M59_SYNC)	08/24/2006
33	Memory Active Termination	(T9_NAME)	11/14/2006
34	Left I/O Board Connector	(M59_SYNC)	08/24/2006
35	Ethernet (Yukon)	T9_NAME	01/17/2007
36	Yukon Power Control	T9_NAME	01/23/2007
37	Ethernet Connector	M76_MLB	01/18/2007
38	FireWire Link (TSB83AA22)	M76_MLB	01/18/2007
39	FireWire PHY (TSB83AA22)	M76_MLB	01/18/2007
40	FireWire Port Power	M76_MLB	01/18/2007
41	FireWire Ports	M76_MLB	01/18/2007
42	PATA Connector	(MASTER)	(MASTER)
43	External USB Connector	M76_MLB	01/18/2007
44	Left Clutch Barrel Interconnect	M76_MLB	01/18/2007

Page	(.csa)	Contents	Sync	Date
45	49	SMC	T9_NAME	01/17/200
46	50	SMC Support	(MASTER)	(MASTER)
47	51	LPC+ Debug Connector	M76_MLB	01/18/200
48	52	SMBus Connections	(MASTER)	(MASTER)
49	53	Current & Voltage Sensing	(MASTER)	(MASTER)
50	54	Current Sensing	(MASTER)	(MASTER)
51	55	Thermal Sensors	(MASTER)	(MASTER)
52	56	Fan Connectors	M76_MLB	01/18/200
53	58	ALS Support	M76_MLB	01/18/200
54	59	Sudden Motion Sensor (SMS)	M76_MLB	01/18/200
55	61	SPI BootROM	T9_NAME	01/17/200
56	69	PBus-In & Battery Connectors	(M59_SYNC)	09/09/200
57	70	Power FETs	M76_MLB	01/12/200
58	71	IMVP6 CPU VCore Regulator	M76_MLB	01/23/200
59	72	IMVP6 NB Gfx Core Regulator	M76_MLB	01/23/200
60	73	5V / 3.3V Power Supply	M76_MLB	01/23/200
61	74	1.25V / 1.05V Power Supply	M76_MLB	01/23/200
62	75	1.8V DDR2 Supply	M76_MLB	01/23/200
63	76	1.5V Power Supply	M76_MLB	01/23/200
64	77	FW PHY Power Supplies	M76_MLB	01/23/200
65	78	3.425V G3Hot Supply & Power Control	(MASTER)	(MASTER)
66	80	NV G84M PCI-E	(MASTER)	(MASTER)
67	81	NV G84M Core/FB Power	(MASTER)	(MASTER)
68	82	NV G84M Frame Buffer I/F	(MASTER)	(MASTER)
69	84	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
70	85	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
71	86	NV G84M GPIO/MIO/Misc	(MASTER)	(MASTER)
72	87	GPU Straps	(MASTER)	(MASTER)
73	88	NV G84M Video Interfaces	(MASTER)	(MASTER)
74	89	GPU (G84M) Core Supply	(MASTER)	(MASTER)
75	90	LVDS Display Connector	(MASTER)	(MASTER)
76	94	DVI Display Connector	(MASTER)	(MASTER)
77	95	LVDS Interface Mux	(MASTER)	(MASTER)
78	96	M75 Specific Connectors	(M59_SYNC)	08/24/200
79	100	CPU/FSB Constraints	T9_NAME	01/17/200
80	101	NB Constraints	T9_NAME	01/17/200
81	102	Memory Constraints	T9_NAME	01/17/200
82	103	SB Constraints (1 of 2)	T9_NAME	01/17/200
83	104	SB Constraints (2 of 2)	T9_NAME	01/17/200
84	105	Clock & SMC Constraints	T9_NAME	01/17/200
85	106	FireWire Constraints	T9_NAME	01/17/200
86	107	GPU (G84M) Constraints	(MASTER)	(MASTER)
87	108	M75 Specific Constraints	(MASTER)	(MASTER)
88	109	M75 Rule Definitions	(MASTER)	(MASTER)


ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7225	1	SCHEM, MLB, M75	SCH	CRITICAL	
820-2101	1	PCBF, MLB, M75	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Tue Jan 23 15:38:53 2007

DIMENSIONS ARE IN MILLIMETERS XX ± _____ X.XX ± _____ X.XXX ± _____ ANGLES ± _____ DO NOT SCALE DRAWING	METRIC				 Apple Computer Inc.	
					NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
	DRAFTER		DESIGN CK		TITLE	
	ENG APPD		MFG APPD			
	QA APPD		DESIGNER			
 THIRD ANGLE PROJECTION	RELEASE		SCALE		SCHEM, OROYA, M75	
			NONE			
	MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D		DRAWING NUMBER
				051-7225		REV. 10.0.0
				SHT 1 OF 88		



System Block Diagram

SYNC_MASTER=(T9_MLB) SYNC_DATE=08/23/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	2 OF 88
NONE			



Power Block Diagram		
SYNC_MASTER=(T9_MLB)		SYNC_DATE=08/23/2006
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	3	88

 APPLE COMPUTER INC.



Power Block Diagram		
SYNC_MASTER=N/A		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	4	88

 APPLE COMPUTER INC.

8		7		6		5		4		3		2		1	
BOM Variants															
BOM NUMBER		BOM NAME				BOM OPTIONS									
630-7931		PCBA, OROYA1, M75				M75_COMMON, EEE_X5D, CPU_2_2GHZ, FB_128_SAMSUNG									
630-7932		PCBA, OROYA2, M75				M75_COMMON, EEE_X5E, CPU_2_4GHZ, FB_256_SAMSUNG									
630-8659		PCBA, OROYA1, VRAM-HY, M75				M75_COMMON, EEE_XXS, CPU_2_2GHZ, FB_128_HYNIX									
630-8662		PCBA, OROYA2, VRAM-HY, M75				M75_COMMON, EEE_XXT, CPU_2_4GHZ, FB_256_HYNIX									
M75 BOM Groups															
BOM GROUP		BOM OPTIONS													
M75_COMMON		ALTERNATE, COMMON, M75_COMMON1, M75_COMMON2, M75_DEBUG, M75_PROGPARTS													
M75_COMMON1		EXTGPU_RST_YES, GPU_TMP401, HDCP, ISL9504B, LVDS_SEL_RESUME, ONEWIRE_PU													
M75_COMMON2		P1V8S3_1V825, SLG2AP101, SMS_M0T_DIS, YUKON_ULTRA, VGA_TERM_CONN													
M75_DEBUG		SMC_DEBUG_YES, XDP, XDP_CONN, LPCPLUS													
M75_PROGPARTS		BOOTROM_PROG, SMC_PROG													
BOM GROUP		BOM OPTIONS													
FB_128_SAMSUNG		VRAM_128, VRAM_SAMSUNG, VRAM_128_SAMSUNG													
FB_128_HYNIX		VRAM_128, VRAM_HYNIX, VRAM_128_HYNIX													
FB_256_SAMSUNG		VRAM_256, VRAM_SAMSUNG, VRAM_256_SAMSUNG													
FB_256_HYNIX		VRAM_256, VRAM_HYNIX, VRAM_256_HYNIX													
Bar Code Labels / EEE #'s															
PART NUMBER		QTY	DESCRIPTION				REFERENCE DES		CRITICAL		BOM OPTION				
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM				[EEE:X5D]		CRITICAL		EEE_X5D				
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM				[EEE:X5E]		CRITICAL		EEE_X5E				
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM				[EEE:XXS]		CRITICAL		EEE_XXS				
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM				[EEE:XXT]		CRITICAL		EEE_XXT				
Module Parts															
PART NUMBER		QTY	DESCRIPTION				REFERENCE DES		CRITICAL		BOM OPTION				
337S3427		1	IC, MDC, SR, E0, ES2, 2.0G, 800FSB, 4M, BGA				U1000		CRITICAL		CPU_2_0GHZ				
337S3428		1	IC, MDC, SR, E0, ES2, 2.2G, 800FSB, 4M, BGA				U1000		CRITICAL		CPU_2_2GHZ				
337S3429		1	IC, MDC, SR, E0, ES2, 2.4G, 800FSB, 4M, BGA				U1000		CRITICAL		CPU_2_4GHZ				
338S0388		1	IC, GPU, NV G84M, BGA				U8000		CRITICAL						
338S0381		1	IC, NB, CRESTLINE, 965PM, B0, ES2				U1400		CRITICAL						
338S0335		1	IC, SB, ICH8M, B0, ES1, ES2, BGA				U2300		CRITICAL						
353S1461		1	IC, ISL9504, SYNC REG CTRL, 2PHAS, QFN48, LF				U7100		CRITICAL		ISL9504A				
353S1651		1	IC, ISL9504B, 2PH IMVP6 REG, PMON, QFN48				U7100		CRITICAL		ISL9504B				
359S0127		1	IC, 68 PIN, CK505, LOW POWER CLOCK GENER				U2900		CRITICAL		SLG8LP537				
359S0130		1	IC, SLG2AP101, LW PWR CLK GEN, CK505, QFN68				U2900		CRITICAL		SLG2AP101				
338S0386		1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN				U3700		CRITICAL						
338S0274		1	IC, SMC, HS8/2116				U4900		CRITICAL		SMC_BLANK				
341S2004		1	IC, SMC, DEVELOPMENT, M75				U4900		CRITICAL		SMC_PROG				
335S0384		1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8				U6100		CRITICAL		BOOTROM_BLANK				
341S2002		1	IC, EFI ROM, DEVELOPMENT, M75				U6100		CRITICAL		BOOTROM_PROG				
333S0404		4	IC, SGRAM, GDDR3, 8Mx32, 700MHZ, 136 FBGA				U8400, U8450, U8500, U8550		CRITICAL		VRAM_128_SAMSUNG				
333S0409		4	IC, SGRAM, GDDR3, 8Mx32, 700MHZ, 136 FBGA				U8400, U8450, U8500, U8550		CRITICAL		VRAM_128_HYNIX				
333S0382		4	IC, SGRAM, GDDR3, 16Mx32, 700MHZ, 136 FBGA				U8400, U8450, U8500, U8550		CRITICAL		VRAM_256_SAMSUNG				
333S0401		4	IC, SGRAM, GDDR3, 16Mx32, 700MHZ, 136 FBGA				U8400, U8450, U8500, U8550		CRITICAL		VRAM_256_HYNIX				
PART NUMBER		IS ALTERNATE FOR PART NUMBER	BOM OPTION		REF DES		COMMENTS:								
157S0011		157S0030			ALL		EAE alt to TDK/B1-Tech magnetics								
152S0476		152S0276			ALL		Inductor alternate								
353S1681		353S1294			ALL		TI alt to National								
138S0603		138S0602			ALL		Murata alt to Samsung								

BOM Configuration

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT 5 OF 88	
NONE		









CPU Power & Ground

SYNC_MASTER=T9_NAME

SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY





THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		11	88



CPU Decoupling & VID			
SYNC_MASTER=M76_MLB		SYNC_DATE=01/18/2007	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE	DRAWING NUMBER	REV.	
D	051-7225	10.0.0	
SCALE		SHT	OF
NONE		12	88

D

D

C



B

B

A

Δ


 APPLE COMPUTER INC.

D	051-7225	10.0.0
SCALE	SHT	OF
NONE	13	88


 APPLE COMPUTER INC.

D	051-7225	10.0.0
SCALE	SHT	OF
NONE	13	88


 APPLE COMPUTER INC.

D	051-7225	10.0.0
SCALE	SHT	OF
NONE	13	88


 APPLE COMPUTER INC.

D	051-7225	10.0.0
SCALE	SHT	OF
NONE	13	88



 APPLE COMPUTER INC.

D	051-7225	10.0.0
SCALE	SHT	OF
NONE	13	88

 APPLE COMPUTER INC.	D	051-7225	10.0.0
	SCALE NONE	SHT 13	OF 88

 APPLE COMPUTER INC.	D	051-7225	10.0.0
	SCALE NONE	SHT OF 13 88	

 APPLE COMPUTER INC.	D	051-7225	10.0.0
	SCALE NONE	SHT OF 13 88	



NB CPU Interface
SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

C

B

A

LVDS Disable

Can leave all signals NC if LVDS is not implemented.
Tie VCC_TX_LVDS and VCCA_LVDS to GND.

If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.


CRT & TV-Out Disable

Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TV0_IREF to GND.
Can tie the following rails to GND:
VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above.
Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
Tie VCCA_DPLLA and VCCA_DPLLB to VCC (VCore).
Tie VCC_AXG and VCC_AXG_NCTF to GND.
Leave GFX_VID<3..0> and GFX_VR_EN as NC.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces

SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	15	88



NB Misc Interfaces

SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB DDR2 Interfaces
SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB Power 1		
SYNC_MASTER=T9_NOME		SYNC_DATE=01/17/2007
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		18	88

Current numbers from Crestline EDS, doc #21749.



Current numbers from Crestline EDS, doc #21749.

NB Power 2

SYNC_MASTER=T9_NOME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		19	88





NB Standard Decoupling

SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	21	88



HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDS
HDA_SDOUT	INTEGRATED PD
ACZ_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC

SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	23	88




NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1
If used, ensure GNT2# is not low when PWROK rises, or PCie ports 5 & 6 will be disabled.

NOTE: USBP[0-9]P/N have internal 15K pull-downs.

Provide a pull-down on this GPIO if not used.



LAYOUT NOTE:
PLACE R2511-16 WHERE PHYSICALLY ACCESSIBLE



NOTE: DPRSLPVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION
PM_LAN_ENABLE must remain deasserted until VccCL3_3, VccLAN3_3 and VccLAN1_05 have been up for at least 1ms.

NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.


SB Pwr Mgt, GPIO, Clink

SYNC_MASTER=T9_NOME SYNC_DATE=01/22/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 25	OF 88



NOTE:
VccHDA and VccSushDA can be 1.5V or 3.3V depending on VIO of HD Audio interface.
Current figures provided assume 1.5V.

SB Power & Ground

SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE


NONE

SHT

26

OF

88



SB Decoupling

SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		27	88



One 0.1uF per power pin (place at pin).
One 10uF cap per rail.

FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-
1	27M	27M w/SS	SRC_0+	SRC_0-

(For Internal Graphics)
(For External Graphics)

Clock (CK505)

SYNC_MASTER=T9_NAME SYNC_DATE=01/22/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D

DRAWING NUMBER 051-7225


REV. 10.0.0

SCALE NONE




SHT 29 OF 88

CK505 Configuration Straps

FCT_SEL (GFX clock select)



FS_A, FS_B, FS_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.


(Only 100-200MHz supported by SLG8LP536 and CY28545-5)

CLK Termination

(Note: HOST/SRC/GFX clock termination removed. Silego SL8GLP536 or equiv. support only)




CLKREQ Controls




Silego SLG2AP101 has internal pull-ups on all CLKREQ# pins. Support for SL8LP537 or equiv. only. NB and SATA CLKREQs are not remappable (and thus are not shown here).

GPU Clock Gating



Unused Clocks



Clock Termination

SYNC_MASTER=(MASTER) SYNC_DATE=08/23/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	30	88



Page Notes

Power aliases required by this page:
- =PP1V8_S3M_MEM_A
- =PP0V9_S3M_MEM_DIMMVREFA
- =PPSPD_S0M_MEM_A (2.5V - 3.3V)

Signal aliases required by this page:
- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:
(NONE)

"Factory" (thru-hole) slot

DDR2 Bypass Caps (For return current)

DDR2 SO-DIMM Connector A

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	31	88



Page Notes

Power aliases required by this page:
- =PP1V8_S3M_MEM_B
- =PP0V9_S3M_MEM_DIMMVREFB
- =PPSPD_S0M_MEM_B (2.5V - 3.3V)


Signal aliases required by this page:
- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA

BOM options provided by this page:
(NONE)

"Expansion" (surface-mount) slot

DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		32	88



Memory Active Termination

SYNC_MASTER=(T9_NOME) SYNC_DATE=11/14/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE

NONE

SHT

33

OF

88

[illegible][illegible]

This diagram illustrates the electrical schematic for the Ethernet Yukon chip, showing connections between various components like capacitors, resistors, and integrated circuits.

The top section lists power aliases required by this page:

- =PP3V3_ENET_PHY (EC / Ultra)
- =PP1V8R2V5_ENET_PHY (2.5V / 1.8V)
- =YUKON_EC_PP2V5_ENET (2.5V / GND)
- =PP1V2_ENET_PHY

The middle section lists signal aliases required by this page:

- =ENET_CLKREQ_L (NC/TP for Yukon EC)
- =ENET_VMAIN_AVLBL (See note by pin)

The bottom left corner provides BOM options provided by this page:

- YUKON_EC - Selects Yukon EC RSET value.
- YUKON_ULTRA - Selects Yukon Ultra RSET.

A NOTE states: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.

The main circuit board shows connections for various pins, including PCIE ENET D2R P/N, PCIE ENET R2D C/P/N, ENET MDI P<0>/N<0>, ENET MDI P<1>/N<1>, ENET MDI P<2>/N<2>, ENET MDI P<3>/N<3>, ENET CLK100M ENET P/N, ENET RESET L, ENET WAKE L, ENET RESETE L, ENET MDIO, ENET MDI1, ENET MDI2, ENET MDI3, ENET CLK25M XTALI/XTALO, ENET LOM DIS L, ENET SLP S3 L, TP YUKON CTRL18/CTRL12, YUKON_RSET, YUKON_VPD_CLK/VPD_DATA, VPD ROM, and MAIN CLK.

Key components include:

- CAPACITORS: C3700-C3708, C3710-C3715, C3720-C3724, C3735, C3736, C3730, C3731, C3740, C3741, C3742, C3743, C3744, C3745, C3746, C3747, C3780, C3781, C3782.
- RESISTORS: R3760, R3765, R3780, R3781, R3782.
- INTEGRATED CIRCUITS: U3700 (Ethernet Controller), U3780 (Flash Memory), M24C08 (EEPROM).
- PASSIVES: Inductors (L3720) and diodes (D3700-D3708).

Detailed component values are listed below:


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC, 88E8058, 6GIGABIT ETHERNET PHY, 64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC, FLASH, 88E8058 ETHERNET VPD, IIC, SO8	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC, 88E8053, 6GIGABIT ETHERNET PHY, 64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U3780	CRITICAL	YUKON_EC
114S0285	1	RES, 4.87K, 1%, 1/16W, 0402, LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:

- Alias =YUKON_EC_PP2V5_ENET to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF and 1x 0.001uF caps
- Use 0-ohm resistors or variable supply to provide 1.8V or 2.5V to =PP1V8R2V5_ENET_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
- Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)
SYNC_MASTER=T9_NOME SYNC_DATE=01/17/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSION OR USE BY ANY OTHER PARTY WITHOUT WRITTEN PERMISSION FROM APPLE COMPUTER, INC. IS PROHIBITED.
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple Computer Inc.
Drawing Number: 051-7225 Rev. 10.0.0
Scale: NONE Sheet: 35 Of: 88

[illegible][illegible][illegible][illegible]

- [illegible]

[illegible][illegible]

D

C

B




D

C

B

A

1.9V for Yukon Ultra, 2.5V for Yukon EC
Yukon Ultra requires 1.9V on its magnetics to pass compliance tests



Yukon Power Control

NOTICE OF PROPRIETARY PROPERTY



SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	36	88


Page Notes

Power aliases required by this page:
- =GND_CHASSIS_ENET

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector

SYNC_MASTER=M76_MLB SYNC_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE


NONE

SHT

37

OF

88



FireWire Link (TSB83AA22)

SYNC_MASTER=M76_MLB SYNC_DATE=01/18/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	38	88



FireWire PHY (TSB83AA22)

SYNC_MASTER=M76_MLB SYNC_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 39	OF 88


Page Notes

Power aliases required by this page:
- =PPBUS_S5_FWPWSW (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
- FW_PORT_FAULT_PU

FireWire Port Power Switch



Current Limit/Active Late-VG Protection



Current Limits
0.020 ohm => 2.4A
0.025 ohm => 2A
0.030 ohm => 1.66A (Ideal)
0.033 ohm => 1.5A

MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

FireWire Port Power

SYNC_MASTER=M76_MLB SYNC_DATE=01/18/2007


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	40	88







Port Power Switch



Right USB Port



USB/SMC Debug Mux




External USB Connector

SYNC_MASTER=M76_MLB SYNC_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 43	OF 88




Left Clutch Barrel Interconnect
SYNC_MASTER=M76_MLB SYNC_DATE=01/18/2007


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 44	OF 88


SMC Reset "Button" / Brownout Detect




SMC Crystal Circuit



Debug Power "Button"




SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1381	353S1278		ALL	Intersil ISL6002-33

System (Sleep) LED Circuit




SMC FSB to 3.3V Level Shifting



TP SMC FAN 2 CTL	=	TP SMC FAN 2 CTL	45 46
TP SMC FAN 2 TACH	=	TP SMC FAN 2 TACH	45 46
TP SMC FAN 3 CTL	=	TP SMC FAN 3 CTL	45 46
TP SMC FAN 3 TACH	=	TP SMC FAN 3 TACH	45 46
TP SMC GFX OVERTEMP	=	TP SMC GFX OVERTEMP	45 46
TP SMC GFX THROTTLE	=	TP SMC GFX THROTTLE	45 46
TP SMC BATT VSET	=	TP SMC BATT VSET	45 46
TP SMC SYS VSET	=	TP SMC SYS VSET	45 46
TP SMC P14	=	TP SMC P14	45 46
TP SMC P20	=	TP SMC P20	45 46
TP SMC P21	=	TP SMC P21	45 46
TP SMC P22	=	TP SMC P22	45 46
TP SMC P23	=	TP SMC P23	45 46
TP SMC P26	=	TP SMC P26	45 46
TP SMC P27	=	TP SMC P27	45 46
TP SMC P43	=	TP SMC P43	45 46
TP SMC P44	=	TP SMC P44	45 46
TP SMC P46	=	TP SMC P46	45 46
TP SMC P62	=	TP SMC P62	45 46
TP SMC P63	=	TP SMC P63	45 46
TP SMC P64	=	TP SMC P64	45 46
TP SMC P81	=	TP SMC P81	45 46
TP SMC PF0	=	TP SMC PF0	45 46
TP SMC PF1	=	TP SMC PF1	45 46


SMC_EXCARD_OC_L	=	EXCARD_OC_L	24 34
SUS_CLK_SB	=	SUS_CLK_SB	25 45 46
SMC_ENRGYSTR_LDO_EN	=	SMC_ENRGYSTR_LDO_EN	34 45 46

LAN PWRGD Circuit



S5 Rail PWRGD Circuit

Reports when 5V S5 and 3.3V S5 are in regulation



SMC_PA0	R5091	100K	1	2	5%	1/16W	MF-LF	462
SMC_PA1	R5092	100K	1	2	5%	1/16W	MF-LF	462
SMC_PB0	R5093	100K	1	2	5%	1/16W	MF-LF	462
SMC_ONOFF_L	R5070	10K	1	2	5%	1/16W	MF-LF	462
SMC_LID	R5071	100K	1	2	5%	1/16W	MF-LF	462
SMC_FWE	R5072	10K	1	2	5%	1/16W	MF-LF	462
SMC_TX_L	R5073	10K	1	2	5%	1/16W	MF-LF	462
SMC_RX_L	R5074	100K	1	2	5%	1/16W	MF-LF	462
SYS_ONEWIRE	R5075	2.0K	1	2	5%	1/16W	MF-LF	462
SMC_BS_ALRT_L	R5076	100K	1	2	5%	1/16W	MF-LF	462
SMC_TMS	R5077	10K	1	2	5%	1/16W	MF-LF	462
SMC_TDO	R5078	10K	1	2	5%	1/16W	MF-LF	462
SMC_TDI	R5079	10K	1	2	5%	1/16W	MF-LF	462
SMC_TCK	R5080	10K	1	2	5%	1/16W	MF-LF	462
SMC_P67	R5094	10K	1	2	5%	1/16W	MF-LF	462
SMC_PF3	R5081	10K	1	2	5%	1/16W	MF-LF	462
SMC_PG0	R5096	10K	1	2	5%	1/16W	MF-LF	462
SMC_PH4	R5082	10K	1	2	5%	1/16W	MF-LF	462
SMC_BATT_TRICKLE_EN_L	R5083	10K	1	2	5%	1/16W	MF-LF	462
SMC_BATT_CHG_EN	R5084	10K	1	2	5%	1/16W	MF-LF	462
SMC_ADAPTER_EN	R5085	10K	1	2	5%	1/16W	MF-LF	462
SMC_CASE_OPEN	R5086	10K	1	2	5%	1/16W	MF-LF	462
SMC_BC_ACOK	R5087	470K	1	2	5%	1/16W	MF-LF	462
SMC_EXCARD_CP	R5088	10K	1	2	5%	1/16W	MF-LF	462
PM_SUS_STAT_L	R5089	100K	1	2	5%	1/16W	MF-LF	462
PM_SLP_S5_L	R5090	100K	1	2	5%	1/16W	MF-LF	462

SMC Support

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	46	88



LPC+ Debug Connector

SYNC_MASTER=M76_MLB SYNC_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT













III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 47	OF 88




SMBus Connections		
SYNC_MASTER=(MASTER)		SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 48	OF 88



Current & Voltage Sensing	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
III NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7225		10.0.0
	SCALE	SHT	OF	
	NONE	49	88	



[illegible]

(Th1H) Placément note: Place on left side of fan cutout

(Th0H) Placément note: Keep all 4 Xws as close to U5500 as possible


(TG0H) Placément note: Place near GPU

SMBus Address Determination:

R5501	SMBus Addr (Read/Write)
7.5k	=> 0x98/0x99
12k	=> 0x9A/0x9B
20k	=> 0x78/0x79
33k	=> 0x7A/0x7B

[illegible]

Thermal Sensors	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



Fan Connectors

SYNC_MASTER=M76_MLB SYNC_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE
NONE


SIZE
D

DRAWING NUMBER
051-7225

SHT
52

REV.
10.0.0

OF
88



ALS Support

SYNC_MASTER=M76_MLB

SYNC_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		53	88







PBus-In & Battery Connectors

SYNC_MASTER=(M59_SYNC) SYNC_DATE=09/09/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE


NONE

SHT

56

OF

88



Power FETs

SYNC_MASTER=M76_MLB SYNC_DATE=01/12/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		57	88



DPRSLPVR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	0	0	1-Phase DCM


IMVP6 CPU VCore Regulator

SYNC_MASTER=M76_MLB SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		58	88



8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1


ENTER DIODE-EMULATION-MODE IN ALL STATES
WHEN GFXIMVP6_FDE = 1
IN RENDER SUSPEND STATE, AUDIO FILTER
ENABLED WHEN GFXIMVP6_AF_EN = 1

(GND) ☐ GFXIMVP6_VID<0>
(NB VID0) ☐ GFXIMVP6_VID<1>
(NB VID1) ☐ GFXIMVP6_VID<2>
(NB VID2) ☐ GFXIMVP6_VID<3>
(NB VID3) ☐ GFXIMVP6_VID<4>
(NB VID4) ☐ GFX VR_EN

NOTE: Intel recommendation to stuff 30K pull-up and
100K pull-down on VR_EN per Crestline Issue #306022.

IMVP6 NB Gfx Core Regulator
SYNC_MASTER=M76_MLB SYNC_DATE=01/23/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 59	OF 88



NOTE: EN5 can float or tie to VIN for automatic 5V LD0 enable
EN3 can float or tie to VREG5 for automatic 3.3V LD0 enable
When both are low TPS51120 VIN current drops from 100-150uA to 10-20uA.


5V / 3.3V Power Supply

SYNC_MASTER=M76_MLB SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		60	88



1.25V / 1.05V Power Supply

SYNC_MASTER=M76_MLB SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE


NONE

SHT

61

OF

88



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0346	1	RES, 21.5K, 1%, 1/16W, 402, LF	R7520		P1V8S3_1V825

1.8V DDR2 Supply

SYNC_MASTER=M76_MLB SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7225 REV. 10.0.0

SCALE NONE SHT 62 OF 88



1.5V Power Supply

SYNC_MASTER=M76_MLB SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		63	88

D

C

B


A

D

C

B

A



FW PHY Power Supplies

SYNC_MASTER=M76_MLB

SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 64	OF 88


Power Control Signals



Need to ensure that
TPS51117 PG00D does not
deassert while GPU
VIDs are changing
GPU core voltage.

G84M GPU requires rails to come up in the following order:




- 1) 1.2V
- 2) 3.3V
- 3) Vcore
- 4) 1.8V



SB GPIO has ability to force all GPU rails off
R7853 acts as pull-up for open-drain GPIO.

```
PP1V2_GPU needs to ramp  
first via RC control
```


Fast wake glitch filter. Should not be necessary to stuff if GPU supplies and PGOOD revalidate before 99ms SMC timer expires.



LTC2900 typical threshold is 93.5% (4.675V, 3.086V, 1.685V, 1.120V)

3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator


$$V_{out} = 1.25V * (1 + R_a / R_b)$$

- $V_{out} = 3.425$
200mA max output
(Switcher limit)

Unused PG00D Signals


```

65 61  TP P1V25ENET PG00D  —  TP P1V25ENET PG00D  61 65
      — MAKE BASE=TRUE
65 62  TP P1V8S3 PG00D   —  TP P1V8S3 PG00D   62 65
      — MAKE BASE=TRUE

```

1.5V / 1.05V PWRGD Circuit


Reports when 1.5V S0 and 1.05V S0 are in regulation



NOTE: 0.9V/2.5V is not checked!

Other S0 Rails PWRGD Circuit

Does not include GFX rails



3.425V G3Hot Supply & Power Control	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
SCALE NONE	SHT 65	OF 88

Page Notes

Power aliases required by this page:
- =PPVCORE_GPU
- =PP1V8_GPU_FBVDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



NV G84M Core/FB Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE

NONE

SHT

67

OF

88

Page Notes

Power aliases required by this page:

- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

GDDR3 Frame Buffer A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	69	88



Page Notes

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

GDDR3 Frame Buffer B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-7225	REV.	10.0.0
SCALE	NONE	SHT	70	OF	88





Power aliases required by this page:
- =PP3V3_GPU_VDD33
- =PP3V3_GPU_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_H_PLLVDD
- =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

NV G84M GPIO/MIO/Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		71	88

Page Notes

Power aliases required by this page:

- =PP1V8_GPU_IFPX
- =PP3V3_GPU_IFPCD_IOVDD
- =PP3V3_GPU_DAC

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Sum of peak currents: 240mA

PP1V8_GPU

L8800
FERR-220-OHM
0402

20mA peak per diff pair
160mA peak for all pairs

C8800 4.7UF 20V 603
C8801 0.1UF 20V 402
C8803 0.1UF 20V 402

Place at AF9 Place at AF8

PP1V8_GPU_IFPAB_IOVDD F
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=1.8V

L8805
FERR-220-OHM
0402

40mA peak

C8805 4.7UF 20V 603
C8806 0.1UF 20V 402

PP1V8_GPU_IFPAB_PLLVDD F
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=1.8V

GPU_IFPAB_VPROBE
GPU_IFPAB_RSET

PP3V3_GPU_TMDS

L8810
FERR-220-OHM
0402

20mA peak per diff pair
200mA peak for all pairs

C8810 4.7UF 20V 603
C8811 0.1UF 20V 402
C8813 0.1UF 20V 402

Place at AD6 Place at AE7

PP3V3_GPU_IFPCD_IOVDD F
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=3.3V

L8815
FERR-220-OHM
0402

40mA peak

C8815 4.7UF 20V 603
C8816 0.1UF 20V 402

PP1V8_GPU_IFPCD_PLLVDD F
MIN LINE WIDTH=0.3 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=1.8V

GPU_IFPCD_VPROBE
GPU_IFPCD_RSET

Sum of peak currents: 390mA

PP3V3_GPU

L8820
FERR-220-OHM
0402

120mA peak

C8820 4.7UF 20V 603
C8821 0.1UF 20V 402

PP3V3_GPU_DACA_VDD F
MIN LINE WIDTH=0.35 mm
MIN NECK WIDTH=0.25 mm
VOLTAGE=3.3V

GPU_DACA_VREF
GPU_DACA_RSET

L8830
FERR-220-OHM
0402

150mA peak

C8830 4.7UF 20V 603
C8831 0.1UF 20V 402

PP3V3_GPU_DACB_VDD F
MIN LINE WIDTH=0.35 mm
MIN NECK WIDTH=0.25 mm
VOLTAGE=3.3V

GPU_DACB_VREF
GPU_DACB_RSET

NO STUFF
L8840
FERR-220-OHM
0402

120mA peak

C8845 4.7UF 20V 603
C8840 4.7UF 20V 603
C8841 0.1UF 20V 402

PP3V3_GPU_DACC_VDD F
MIN LINE WIDTH=0.35 mm
MIN NECK WIDTH=0.25 mm
VOLTAGE=3.3V

GPU_DACC_VREF
GPU_DACC_RSET

GPU_PANEL_DDC_CLK
GPU_PANEL_DDC_DATA

GPU_I2CH_SCL
GPU_I2CH_SDA
SMBUS_SMC_0_S0_SCL
SMBUS_SMC_0_S0_SDA

I2CS must be pulled up if not used
I2CS addr fixed at 0x9E,0x9F

OMIT

U8000
NB8P-GS-A1
BGA
(5 OF 8)

IFPA_TXC_AK9
IFPA_TXC_L_AJ9
IFPA_TXD0_L_AH6
IFPA_TXD0_L_AJ6
IFPA_TXD1_AH8
IFPA_TXD1_L_AJ8
IFPA_TXD2_L_AK8
IFPA_TXD2_L_AJ5
IFPA_TXD3_L_AH5

LVDS L CLK P
LVDS L CLK N
LVDS L DATA P<0>
LVDS L DATA N<0>
LVDS L DATA P<1>
LVDS L DATA N<1>
LVDS L DATA P<2>
LVDS L DATA N<2>
NC LVDS L DATAP<3>
NC LVDS L DATAN<3>

IFPB_TXC_AK4
IFPB_TXC_L_AL4
IFPB_TXD4_L_AM6
IFPB_TXD4_L_AM5
IFPB_TXD5_L_AM7
IFPB_TXD5_L_AL7
IFPB_TXD6_L_AK6
IFPB_TXD6_L_AK5
IFPB_TXD7_L_AK7
IFPB_TXD7_L_AL8

LVDS U CLK P
LVDS U CLK N
LVDS U DATA P<0>
LVDS U DATA N<0>
LVDS U DATA P<1>
LVDS U DATA N<1>
LVDS U DATA P<2>
LVDS U DATA N<2>
NC LVDS U DATAP<3>
NC LVDS U DATAN<3>

IFPC_TXC_AE2
IFPC_TXC_L_AE1
IFPC_TXD1_AE1
IFPC_TXD1_L_AF1
IFPC_TXD2_L_AG1
IFPC_TXD2_L_AH1

TMDS CLK P
TMDS CLK N
TMDS DATA P<0>
TMDS DATA N<0>
TMDS DATA P<1>
TMDS DATA N<1>
TMDS DATA P<2>
TMDS DATA N<2>

IFPD_TXC_AG3
IFPD_TXC_L_AH2
IFPD_TXD4_L_AK1
IFPD_TXD4_L_AJ1
IFPD_TXD5_L_AL2
IFPD_TXD5_L_AL1
IFPD_TXD6_L_AJ2
IFPD_TXD6_L_AJ3

NC GPU IFPD CLK P
NC GPU IFPD CLK N
TMDS DATA P<3>
TMDS DATA N<3>
TMDS DATA P<4>
TMDS DATA N<4>
TMDS DATA P<5>
TMDS DATA N<5>

DACA_RED_AH11
DACA_GREEN_AJ12
DACA_BLUE_AH12

GPU VGA R
GPU VGA G
GPU VGA B

DACA_HSYNC_AF10
DACA_VSYNC_AK10

GPU VGA HSYNC
GPU VGA VSYNC

DACB_RED_R6
DACB_GREEN_T5
DACB_BLUE_T6

GPU TV C
GPU TV Y
GPU TV COMP

DACB_CS_YNC_U5

NC GPU CSYNC

DACC_RED_AF6
DACC_GREEN_AG6
DACC_BLUE_AE5

NC GPU R2
NC GPU G2
NC GPU B2

DACC_HSYNC_AG7
DACC_VSYNC_AG5

NC GPU H2SYNC
NC GPU V2SYNC

I2CA_SCL_K2
I2CA_SDA_J3

NC GPU I2CA_SCL
NC GPU I2CA_SDA

I2CB_SCL_H4
I2CB_SDA_J4

GPU DVI DDC CLK
GPU DVI DDC DATA

Composite/S-Video VGA Component

C R Pr
Y G Y
Comp B Pb

NV G84M Video Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	73	88

GPU VCore Regulator

GPU VCore Current Sense



GPU VCore Setpoints

VID2	VID1	VID0	C	D	E	Vout
0	0	0	-	-	-	0.965 (rsvd state)
0	0	1	Y	-	-	1.060 (max batt)
0	1	1	Y	Y	-	1.156 (balanced)
1	1	1	Y	Y	Y	1.251 (max perf)

All other states not defined

GPU (G84M) Core Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-7225

10.0.0

SCALE


NONE

SHT

74

OF

88



LVD

S

Display Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		75	88





M75 Specific Connectors

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	78	88

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	?
FSB_ADDR2ADDR	*	=2:1_SPACING	?
FSB_ADSTB	*	=3:1_SPACING	?
FSB_ADDR2ADSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB _{min} COMMON	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer.
Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1.
NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_2T01	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB ADS L	7 10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB BNR L	7 10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB BPRI L	10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB BREQ0 L	7 10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB DBSY L	7 10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB DEFER L	10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB DPWR L	7 10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB DRDY L	7 10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB HIT L	7 10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB HITM L	7 10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB LOCK L	7 10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB RS L<2..0>	10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB TRDY L	10 14
	FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB CPURST L	7 10 13 14
	FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..0>	7 10 14
	FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB DTNV L<0>	7 10 14
	FSB_DSTR0	FSB_DSTRB_55S	FSB_DSTR	FSB DSTRB L P<0>	7 10 14
		FSB_DSTRB_55S	FSB_DSTR	FSB DSTRB L N<0>	7 10 14
	FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..16>	7 10 14
	FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB DTNV L<1>	7 10 14
	FSB_DSTR1	FSB_DSTRB_55S	FSB_DSTR	FSB DSTRB L P<1>	7 10 14
		FSB_DSTRB_55S	FSB_DSTR	FSB DSTRB L N<1>	7 10 14
	FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..32>	7 10 14
	FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB DTNV L<2>	7 10 14
	FSB_DSTR2	FSB_DSTRB_55S	FSB_DSTR	FSB DSTRB L P<2>	7 10 14
		FSB_DSTRB_55S	FSB_DSTR	FSB DSTRB L N<2>	7 10 14
	FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..48>	7 10 14
	FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB DTNV L<3>	7 10 14
	FSB_DSTR3	FSB_DSTRB_55S	FSB_DSTR	FSB DSTRB L P<3>	7 10 14
		FSB_DSTRB_55S	FSB_DSTR	FSB DSTRB L N<3>	7 10 14
	FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..3>	7 10 14
	FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB REQ L<4..0>	7 10 14
	FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB ADSTB L<0>	7 10 14
	FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..17>	7 10 14
	FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB ADSTB L<1>	7 10 14
	CPU_IERR_L	CPU_55S		CPU IERR L	10
	CPU_FERR_L	CPU_55S		CPU FERR L	10 23
	CPU_PROCHOT_L	CPU_55S	CPU_2T01	CPU PROCHOT L	10 46 58
	CPU_PWRGD	CPU_55S		CPU PWRGD	7 10 13 23
	CPU_FROM_SB	CPU_55S		CPU INTR	10 23
	CPU_FROM_SB	CPU_55S		CPU NMI	10 23
	CPU_FROM_SB	CPU_55S		CPU A20M L	10 23
	CPU_FROM_SB	CPU_55S		CPU DPSLP L	7 10 23
	CPU_FROM_SB	CPU_55S		CPU IGNE L	10 23
	CPU_INIT_L	CPU_55S		CPU INIT L	10 23 47
	CPU_FROM_SB	CPU_55S		CPU SMI L	10 23
	CPU_FROM_SB	CPU_55S		CPU STPCLK L	7 10 23
	PM_THRMTRIP_L	CPU_55S	CPU_2T01	PM THRMTRIP L	10 16 23 46
	FSB_CPUSLP_L	CPU_55S		FSB CPUSLP L	7 10 14
	PM DPRSLPVR	CPU_55S	CPU_2T01	PM DPRSLPVR	7 10 25 58
	(See above)	CPU_55S	CPU_2T01	IMVP DPRSLPVR	7 58
	CPU_BSEL0	CPU_55S	CPU_2T01	CPU BSEL<0>	10 30
	(See above)	CPU_55S	CPU_2T01	NB BSEL<0>	13 16 30
	CPU_BSEL1	CPU_55S	CPU_2T01	CPU BSEL<1>	10 30
	(See above)	CPU_55S	CPU_2T01	NB BSEL<1>	13 16 30
	CPU_BSEL1?	CPU_55S	CPU_2T01	CPU BSEL<2>	10 30
	(See above)	CPU_55S	CPU_2T01	NB BSEL<2>	13 16 30
	CPU DPRSTP_L	CPU_55S	CPU_2T01	CPU DPRSTP L	7 10 16 23
	CPU_GTLRFF	CPU_55S	CPU_GTLRFF	CPU GTLRFF	10
	CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<3>	10
	CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	10
	CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<1>	10
	CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	10
	XDP_TDI	CPU_55S	CPU_ITP	XDP TDI	10 13
	XDP_TDO	CPU_55S	CPU_ITP	XDP TDO	10 13
	XDP_TMS	CPU_55S	CPU_ITP	XDP TMS	10 13
	XDP_TCK	CPU_55S	CPU_ITP	XDP TCK	10 13
	XDP_TRST_L	CPU_55S	CPU_ITP	XDP TRST L	10 13
	XDP_BPM_L	CPU_55S	CPU_ITP	XDP BPM L<4..0>	10 13
	XDP_BPM_L5	CPU_55S	CPU_ITP	XDP BPM L<5>	10 13
		CLK_FSB_100D	CLK_FSB	XDP CLK P	13 29 30 84
		CLK_FSB_100D	CLK_FSB	XDP CLK N	13 29 30 84
	(FSB_CPURST_L)	CPU_55S	CPU_ITP	XDP CPURST L	13
		CPU_55S	CPU_2T01	CPU VID<6..0>	11 12
		CPU_55S	CPU_2T01	IMVP6 VID<6..0>	7 12 58
	CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	11 58
	CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11 58
		CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P	58
		CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_N	58

CPU/FSB Constraints

SYNC_MASTER=T9_NOME	SYNC_DATE=01/17/2007
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
SCALE NONE	SHT 79	OF 88

SCALE	SHT	OF
NONE	79	88

Disk Interface Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL	SPACING		
IDF_PDD	IDF_55S	IDF	IDF_PDD<15...0>	23 42
IDF_PDA	IDF_55S	IDF	IDF_PDA<2...0>	23 42
IDF_PDCS	IDF_55S	IDF	IDF_PDCS1 L	23 42
IDF_PDCS	IDF_55S	IDF	IDF_PDCS3 L	23 42
IDF_CN1L	IDF_55S	IDF	IDF_PDIOW L	23 42
IDF_PD1OR_L	IDF_55S	IDF	IDF_PD1OR L	23 42
IDF_CN1L	IDF_55S	IDF	IDF_PDDACK L	23 42
IDF_CN1I	IDF_55S	IDF	IDF_PDDRQ0	23 42
IDF_PD1ORDY	IDF_55S	IDF	IDF_PD1ORDY	23 42
IDF_TRQ14	IDF_55S	IDF	IDF_TRQ14	23 42
IDF_RST_I	IDF_55S	IDF	ODD_RST_5VTOL L	24 42
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D C P	23 78
	SATA_100D	SATA	SATA_A_R2D C N	23 78
	SATA_100D	SATA	SATA_A_R2D P	78
	SATA_100D	SATA	SATA_A_R2D N	78
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R P	23 78
	SATA_100D	SATA	SATA_A_D2R N	23 78
	SATA_100D	SATA	SATA_A_D2R C P	78
	SATA_100D	SATA	SATA_A_D2R C N	78
SATA_B_R2D	SATA_100D	SATA	TP_SATA_B_R2DP	23 42
	SATA_100D	SATA	TP_SATA_B_R2DN	23 42
	SATA_100D	SATA	SATA_B_R2D P	
	SATA_100D	SATA	SATA_B_R2D N	
SATA_B_D2R	SATA_100D	SATA	TP_SATA_B_D2RP	23 42
	SATA_100D	SATA	TP_SATA_B_D2RN	23 42
	SATA_100D	SATA	SATA_B_D2R C P	
	SATA_100D	SATA	SATA_B_D2R C N	
SATA_C_R2D	SATA_100D	SATA	TP_SATA_C_R2DP	23 42
	SATA_100D	SATA	TP_SATA_C_R2DN	23 42
	SATA_100D	SATA	SATA_C_R2D P	
	SATA_100D	SATA	SATA_C_R2D N	
SATA_C_D2R	SATA_100D	SATA	TP_SATA_C_D2RP	23 42
	SATA_100D	SATA	TP_SATA_C_D2RN	23 42
	SATA_100D	SATA	SATA_C_D2R C P	
	SATA_100D	SATA	SATA_C_D2R C N	
SATA_RB1AS	SATA_55S		SATA_RB1AS	23 42
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	23 34
	HDA_55S	HDA	HDA_BIT_CLK R	23
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	23 34
	HDA_55S	HDA	HDA_SYNC R	23
HDA_RST_I	HDA_55S	HDA	HDA_RST L	23 34
	HDA_55S	HDA	HDA_RST L R	23
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	23 34
	HDA_55S	HDA	HDA_SDIN CODEC	
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	23 34
	HDA_55S	HDA	HDA_SDOUT R	23
USB_EXT_A	USB_90D	USB	USB_EXT_A P	24 43
	USB_90D	USB	USB_EXT_A N	24 43
	USB_90D	USB	USB_EXT_A MUXED_P	
	USB_90D	USB	USB_EXT_A MUXED_N	
USB_MINI_T	USB_90D	USB	USB_MINI_P	24 34
	USB_90D	USB	USB_MINI_N	24 34
USB_EXT_D	USB_90D	USB	USB_WWAN_P	7 24 44
	USB_90D	USB	USB_WWAN_N	7 24 44
USB_CAMERA	USB_90D	USB	USB_CAMERA_P	7 24 44
	USB_90D	USB	USB_CAMERA_N	7 24 44
USB_BT	USB_90D	USB	USB_BT_P	24 78
	USB_90D	USB	USB_BT_N	24 78
USB_TP_A_D	USB_90D	USB	USB_TP_A_D P	24 78
	USB_90D	USB	USB_TP_A_D N	24 78
USB_TR	USB_90D	USB	USB_IR_P	24 78
	USB_90D	USB	USB_IR_N	24 78
USB_EXT_B	USB_90D	USB	USB_EXTB_P	24 34
	USB_90D	USB	USB_EXTB_N	24 34
USB_EXC_A_R_D	USB_90D	USB	USB_EXCARD_P	24 34
	USB_90D	USB	USB_EXCARD_N	24 34
USB_EXT_C	USB_90D	USB	TP_USB_EXTCP	9 24
	USB_90D	USB	TP_USB_EXTCN	9 24
USB_RB1AS	USB_60S		USB_RB1AS	24
SMB_SB_SCL	SMB_55S	SMB	SMBUS_SB_SCL	25 29 31 32 34 48
SMB_SB_SDA	SMB_55S	SMB	SMBUS_SB_SDA	25 29 31 32 34 48
SMB_SB_ME_SCL	SMB_55S	SMB	SMBUS_SB_ME_SCL	25 48
SMB_SB_ME_SDA	SMB_55S	SMB	SMBUS_SB_ME_SDA	25 48
SPI_SCL_K	SPT_55S	SPT	SPI_SCL_K R	24 55
	SPT_55S	SPT	SPI_SCL_K	55
	SPT_55S	SPT	SPI_A_SCL_K_R	
	SPT_55S	SPT	SPI_B_SCL_K_R	
SPT_SI	SPT_55S	SPT	SPI_SI_R	24 55
	SPT_55S	SPT	SPI_SI	
	SPT_55S	SPT	SPI_A_SI_R	55
	SPT_55S	SPT	SPI_B_SI_R	
SPT_S0	SPT_55S	SPT	SPT_S0	24 55
	SPT_55S	SPT	SPT_A_S0_R	55
	SPT_55S	SPT	SPT_B_S0	
	SPT_55S	SPT	SPT_B_S0_R	
SPT_CF_I_0	SPT_55S	SPT	SPT_CE_R_L<0>	24 55
	SPT_55S	SPT	SPT_CE_L<0>	55
SPT_CF_I_1	SPT_55S	SPT	SPT_CE_R_L<1>	
	SPT_55S	SPT	SPT_CE_L<1>	

SB Constraints (1 of 2)

SYNC_MASTER=T9_NOME	SYNC_DATE=01/17/2007
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
	SCALE	SHT	OF
	NONE	82	88

87654321

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	=STANDARD	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MILS	?

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

NET_TYPE

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
PCI_AD	PCI_55S	PCI	PCI_AD<18..0>	24 38
PCI_AD19	PCI_55S	PCI	PCI_AD<19>	24 38
PCI_AD20	PCI_55S	PCI	PCI_AD<20>	24 38
PCI_AD	PCI_55S	PCI	PCI_AD<31..21>	24 38
PCI_AD	PCI_55S	PCI	PCI_PAR	24 38
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>	24 38
PCI_CNT1	PCI_55S	PCI	PCI_IRDY_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI_DEVSEL_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI_PERR_L	24 38
PCI_LOCK_L	PCI_55S	PCI	PCI_LOCK_L	24
PCI_CNT1	PCI_55S	PCI	PCI_SERR_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI_STOP_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI_TRDY_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI_FRAME_L	24 38
PCI_FW_REQ_L	PCI_55S	PCI	PCI_FW_REQ_L	24 38
PCI_FW_GNT_L	PCI_55S	PCI	PCI_FW_GNT_L	7 24 38 47
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L	24
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L	24
PCI_REQ2_L	PCI_55S	PCI	PCI_REQ2_L	24
PCI_GNT2_L	PCI_55S	PCI	PCI_GNT2_L	24
INT_PIRQA_L	PCI_55S	PCI	INT_PIRQA_L	24
INT_PIRQB_L	PCI_55S	PCI	INT_PIRQB_L	24
INT_PIRQC_L	PCI_55S	PCI	INT_PIRQC_L	24
INT_PIRQD_L	PCI_55S	PCI	INT_PIRQD_L	24 38
INT_PIRQE_L	PCI_55S	PCI	INT_PIRQE_L	24
INT_PIRQF_L	PCI_55S	PCI	INT_PIRQF_L	24
PCIE_A_R2D	PCIE_100D	PCIE	PCIE_A_R2D_C_P	
	PCIE_100D	PCIE	PCIE_A_R2D_C_N	
PCIE_A_D2R	PCIE_100D	PCIE	PCIE_A_D2R_P	
	PCIE_100D	PCIE	PCIE_A_D2R_N	
PCIE_B_R2D	PCIE_100D	PCIE	PCIE_B_R2D_C_P	
	PCIE_100D	PCIE	PCIE_B_R2D_C_N	
PCIE_B_D2R	PCIE_100D	PCIE	PCIE_B_D2R_P	
	PCIE_100D	PCIE	PCIE_B_D2R_N	
PCIE_EXCARD_R2D	PCIE_100D	PCIE	PCIE_EXCARD_R2D_C_P	24 34
	PCIE_100D	PCIE	PCIE_EXCARD_R2D_C_N	24 34
PCIE_EXCARD_D2R	PCIE_100D	PCIE	PCIE_EXCARD_D2R_P	24 34
	PCIE_100D	PCIE	PCIE_EXCARD_D2R_N	24 34
PCIE_FW_R2D	PCIE_100D	PCIE	PCIE_FW_R2D_C_P	
	PCIE_100D	PCIE	PCIE_FW_R2D_C_N	
PCIE_FW_D2R	PCIE_100D	PCIE	PCIE_FW_D2R_P	
	PCIE_100D	PCIE	PCIE_FW_D2R_N	
PCIE_MINI_R2D	PCIE_100D	PCIE	PCIE_MINI_R2D_C_P	24 34
	PCIE_100D	PCIE	PCIE_MINI_R2D_C_N	24 34
PCIE_MINI_D2R	PCIE_100D	PCIE	PCIE_MINI_D2R_P	24 34
	PCIE_100D	PCIE	PCIE_MINI_D2R_N	24 34
GLAN_COMP			GLAN_COMP	23
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_CLK	16 25
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_DATA	16 25
CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK_NB_RESET_L	16 25
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_CLK	
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_DATA	
CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK_WLAN_RESET_L	
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB_CLINK_VREF	16
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF0	25
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF1	25
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE_ENET_R2D_C_P	24 35
	PCIE_100D	PCIE	PCIE_ENET_R2D_C_N	24 35
	PCIE_100D	PCIE	PCIE_ENET_R2D_P	35
	PCIE_100D	PCIE	PCIE_ENET_R2D_N	35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE_ENET_D2R_P	24 35
	PCIE_100D	PCIE	PCIE_ENET_D2R_N	24 35
	PCIE_100D	PCIE	PCIE_ENET_D2R_C_P	35
	PCIE_100D	PCIE	PCIE_ENET_D2R_C_N	35
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<0>	35 37
	ENET_100D	ENET_MDI	ENET_MDI_N<0>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<1>	35 37
	ENET_100D	ENET_MDI	ENET_MDI_N<1>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<2>	35 37
	ENET_100D	ENET_MDI	ENET_MDI_N<2>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<3>	35 37
	ENET_100D	ENET_MDI	ENET_MDI_N<3>	35 37

87654321

SB Constraints (2 of 2)

SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7225 REV. 10.0.0

SCALE NONE SHT 83 OF 88

