

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, MLB, MBP15

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
B		541444	PRODUCTION RELEASED	10/25/07	

10/24/2007

Page	Contents	Sync	Date
1	Table of Contents	N/A	N/A
2	System Block Diagram	(T9_MLB)	08/23/2006
3	Power Block Diagram	(T9_MLB)	08/23/2006
4	Power Block Diagram	N/A	N/A
5	BOM Configuration	N/A	N/A
6	Revision History	(MASTER)	(MASTER)
7	Functional / ICT Test	(MASTER)	(MASTER)
8	Power Aliases	(MASTER)	(MASTER)
9	Signal Aliases	(T9_MLB)	08/23/2006
10	CPU FSB	T9_NOME	03/16/2007
11	CPU Power & Ground	T9_NOME	03/16/2007
12	CPU Decoupling & VID	M76_MLB	03/19/2007
13	extended Debug Port (XDP)	T9_NOME	12/12/2006
14	NB CPU Interface	T9_NOME	03/16/2007
15	NB PEG / Video Interfaces	T9_NOME	03/16/2007
16	NB Misc Interfaces	T9_NOME	03/16/2007
17	NB DDR2 Interfaces	T9_NOME	03/16/2007
18	NB Power 1	T9_NOME	03/16/2007
19	NB Power 2	T9_NOME	03/16/2007
20	NB Grounds	T9_NOME	03/16/2007
21	NB Standard Decoupling	T9_NOME	01/17/2007
22	NB Graphics Decoupling	M76_MLB	03/12/2007
23	SB Enet, Disk, FSB, LPC	T9_NOME	03/16/2007
24	SB PCI, PCIE, DMI, USB	T9_NOME	03/16/2007
25	SB Pwr Mgt, GPIO, Clink	T9_NOME	03/16/2007
26	SB Power & Ground	T9_NOME	03/16/2007
27	SB Decoupling	M75_PVT	05/08/2007
28	SB Misc	(T9_MLB)	08/24/2006
29	Clock (CK505)	T9_NOME	03/16/2007
30	Clock Termination	(MASTER)	08/23/2006
31	DDR2 SO-DIMM Connector A	(M59_SYNC)	08/24/2006
32	DDR2 SO-DIMM Connector B	(M59_SYNC)	08/24/2006
33	Memory Active Termination	(T9_NOME)	11/14/2006
34	Left I/O Board Connector	(M59_SYNC)	08/24/2006
35	Ethernet (Yukon)	T9_NOME	03/16/2007
36	Yukon Power Control	T9_NOME	03/16/2007
37	Ethernet Connector	M76_MLB	03/19/2007
38	FireWire Link (TSB83AA22)	M76_MLB	03/19/2007
39	FireWire PHY (TSB83AA22)	M76_MLB	03/19/2007
40	FireWire Port Power	M76_MLB	03/19/2007
41	FireWire Ports	M76_MLB	03/19/2007
42	PATA Connector	(MASTER)	(MASTER)
43	External USB Connector	M76_MLB	03/19/2007
44	Left Clutch Barrel Interconnect	M76_MLB	03/19/2007


Page	(.csa)	Contents	Sync	Date
45	49	SMC	T9_NAME	01/17/2007
46	50	SMC Support	(MASTER)	(MASTER)
47	51	LPC+ Debug Connector	M76_MLB	03/19/2007
48	52	SMBus Connections	(MASTER)	(MASTER)
49	53	Current & Voltage Sensing	(MASTER)	(MASTER)
50	54	Current Sensing	(MASTER)	(MASTER)
51	55	Thermal Sensors	(MASTER)	(MASTER)
52	56	Fan Connectors	M76_MLB	03/19/2007
53	58	ALS Support	M76_MLB	03/19/2007
54	59	Sudden Motion Sensor (SMS)	M76_MLB	03/19/2007
55	61	SPI BootROM	T9_NAME	03/16/2007
56	69	PBUs-In & Battery Connectors	(M59_SYNC)	09/09/2006
57	70	Power FETs	M76_MLB	03/19/2007
58	71	IMVP6 CPU VCore Regulator	M76_MLB	01/23/2007
59	72	IMVP6 NB Gfx Core Regulator	M76_MLB	03/19/2007
60	73	5V / 3.3V Power Supply	M76_MLB	03/19/2007
61	74	1.25V / 1.05V Power Supply	M76_MLB	03/12/2007
62	75	1.8V DDR2 Supply	M76_MLB	03/19/2007
63	76	1.5V Power Supply	M76_MLB	03/12/2007
64	77	FW PHY Power Supplies	M76_MLB	03/19/2007
65	78	3.425V G3Hot Supply & Power Control	(MASTER)	(MASTER)
66	80	NV G84M PCI-E	(MASTER)	(MASTER)
67	81	NV G84M Core/FB Power	(MASTER)	(MASTER)
68	82	NV G84M Frame Buffer I/F	(MASTER)	(MASTER)
69	84	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
70	85	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
71	86	NV G84M GPIO/MIO/Misc	(MASTER)	(MASTER)
72	87	GPU Straps	(MASTER)	(MASTER)
73	88	NV G84M Video Interfaces	(MASTER)	(MASTER)
74	89	GPU (G84M) Core Supply	(MASTER)	(MASTER)
75	90	LVDS Display Connector	(MASTER)	(MASTER)
76	94	DVI Display Connector	(MASTER)	(MASTER)
77	95	LVDS Interface Mux	(MASTER)	(MASTER)
78	96	Project Specific Connectors	(M59_SYNC)	08/24/2006
79	100	CPU/FSB Constraints	T9_NAME	01/17/2007
80	101	NB Constraints	T9_NAME	01/17/2007
81	102	Memory Constraints	T9_NAME	01/17/2007
82	103	SB Constraints (1 of 2)	T9_NAME	01/17/2007
83	104	SB Constraints (2 of 2)	T9_NAME	01/17/2007
84	105	Clock & SMC Constraints	T9_NAME	01/17/2007
85	106	FireWire Constraints	T9_NAME	01/17/2007
86	107	GPU (G84M) Constraints	(MASTER)	(MASTER)
87	108	Project Specific Constraints	(MASTER)	(MASTER)
88	109	PCB Rule Definitions	(MASTER)	(MASTER)

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7492	1	SCHEM, MLB, MBP15	SCH	CRITICAL	
820-2101	1	PCBF, MLB, MBP15	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Wed Oct 24 16:56:10 2007

DIMENSIONS ARE IN MILLIMETERS XX ± _____ X.XX ± _____ X.XXX ± _____ ANGLES ± _____ DO NOT SCALE DRAWING	METRIC				 APPLE INC.	
					NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
	DRAFTER		DESIGN CK		TITLE SCHEM, MLB, MBP15	
	ENG APPD		MFG APPD			
	QA APPD		DESIGNER			
RELEASE		SCALE NONE				
 THIRD ANGLE PROJECTION	MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-7492		REV. B
				SHT 1		OF 109



System Block Diagram
SYNC_MASTER=(T9_MLB) SYNC_DATE=08/23/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	2	109



D

C

B

A

D

C

B

A

Power Block Diagram			
SYNC_MASTER=(T9_MLB)		SYNC_DATE=08/23/2006	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE D		DRAWING NUMBER 051-7492	REV. B
SCALE NONE		SHT 3	OF 109

	APPLE INC.
---	------------

www.laptop-schematics.com

D

C

B

A

D

C

B

A

Power Block Diagram

SYNC_MASTER=N/A

5	SYNC_DATE=N/A	Λ
---	---------------	---

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D

D

SIZE	DRAWING NUMBER
------	----------------

051-7492

B

SCALE

NONE

SCALE

HT

OF

133

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9166	PCBA, G0, 2.2GHZ, 128SAM-VRAM, MBP15	M75_COMMON, EEE_ZF2, CPU_2_2GHZ, FB_128_SAMSUNG
630-9172	PCBA, G0, 2.4GHZ, 256SAM-VRAM, MBP15	M75_COMMON, EEE_ZF5, CPU_2_4GHZ, FB_256_SAMSUNG
630-9167	PCBA, G0, 2.2GHZ, 128HY-VRAM, MBP15	M75_COMMON, EEE_ZF3, CPU_2_2GHZ, FB_128_HYNIX
630-9171	PCBA, G0, 2.4GHZ, 256HY-VRAM, MBP15	M75_COMMON, EEE_ZF4, CPU_2_4GHZ, FB_256_HYNIX
630-9175	PCBA, G0, 2.6GHZ, 256SAM-VRAM, MBP15	M75_COMMON, EEE_ZF8, CPU_2_6GHZ, FB_256_SAMSUNG
630-9176	PCBA, G0, 2.6GHZ, 256HY-VRAM, MBP15	M75_COMMON, EEE_ZF9, CPU_2_6GHZ, FB_256_HYNIX

M75 BOM Groups

BOM GROUP	BOM OPTIONS
M75_COMMON	ALTERNATE, COMMON, M75_COMMON1, M75_COMMON2, M75_DEBUG, M75_PROGPARTS
M75_COMMON1	EXTGPU_RST_HW, ISL9504B, LVDS_SEL_RESUME, ONEWIRE_PU
M75_COMMON2	P1V8S3_1V825, SLG2AP101, SMS_MOT_DIS, YUKON_ULTRA, VGA_TERM_CONN
M75_DEBUG	SMC_DEBUG_NO, XDP, LPCPLUS
M75_PROGPARTS	BOOTROM_PROG, SMC_PROG

C

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:ZF2]	CRITICAL	EEE_ZF2
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:ZF5]	CRITICAL	EEE_ZF5
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:ZF3]	CRITICAL	EEE_ZF3
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:ZF4]	CRITICAL	EEE_ZF4
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:ZF8]	CRITICAL	EEE_ZF8
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:ZF9]	CRITICAL	EEE_ZF9

B

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3502	1	IC, MDC, SR, G0, PRQ, 2.2G, 35W, 800FSB, 4M, BGA	U1000	CRITICAL	CPU_2_2GHZ
337S3503	1	IC, MDC, SR, G0, PRQ, 2.4G, 35W, 800FSB, 4M, BGA	U1000	CRITICAL	CPU_2_4GHZ
337S3527	1	IC, MDC, SR, G0, PRQ, 2.6G, 35W, 800FSB, 4M, BGA	U1000	CRITICAL	CPU_2_6GHZ
338S0388	1	IC, GPU, NV G84M, BGA	U8000	CRITICAL	
338S0432	1	IC, NB, CRESTLINE, GM, C0, PRQ, 965PM	U1400	CRITICAL	
338S0434	1	IC, SB, ICH8M, B1, PRQ, BGA	U2300	CRITICAL	
353S1461	1	IC, ISL9504, SYNC REG CTRL, 2PHAS, QFN48, LF	U7100	CRITICAL	ISL9504A
353S1651	1	IC, ISL9504B, 2PH IMVP6 REG, PMON, QFN48	U7100	CRITICAL	ISL9504B
359S0127	1	IC, 68 PIN, CK505, LOW POWER CLOCK GENER	U2900	CRITICAL	SLG8LP537
359S0130	1	IC, SLG2AP101, LW PWR CLK GEN, CK505, QFN68	U2900	CRITICAL	SLG2AP101
338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	
338S0274	1	IC, SMC, HS8/2116	U4900	CRITICAL	SMC_BLANK
341S2259	1	IC, SMC, V1.16F10, M75A	U4900	CRITICAL	SMC_PROG
335S0384	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8	U6100	CRITICAL	BOOTROM_BLANK
341S2243	1	IC, EFI ROM, DEVELOPMENT, M75A/M76A	U6100	CRITICAL	BOOTROM_PROG

A

333S0404	4	IC, SGRAM, GDDR3, 8Mx32, 700MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_128_SAMSUNG
333S0409	4	IC, SGRAM, GDDR3, 8Mx32, 700MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_128_HYNIX
333S0382	4	IC, SGRAM, GDDR3, 16Mx32, 700MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG
333S0401	4	IC, SGRAM, GDDR3, 16Mx32, 700MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX

PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
157S0011	157S0030		ALL	EAE alt to TOK/BI-Tech magnetics
152S0476	152S0276		ALL	Inductor alternate
353S1681	353S1294		ALL	TI alt to National
138S0603	138S0602		ALL	Murata alt to Samsung

APPLE INC.

SIZE

D

SCALE

NONE

DRAWING NUMBER

051-7492

SHT

5

OF

109

REV.

B

BOM Configuration

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3

2

1

8

7

6

5


4


3

2


1

8	7	6	5	4	3	2	1										
D	PROTO See Perforce change notes for updates before Proto Release 12/22/06 -- Released for Proto (Schem Rev 08, PCB Rev 01) EVT 8.1.0: 01/05/07 -- Clock Termination: Removed NO STUFF property from R3067 01/05/07 -- GPU FB: Corrected FB CLK termination (added cap and removed connection to VDDQ) 8.2.0: 01/08/07 -- GPU FB: Added VREF support for unterminated memory mode (added FETs and pulldown Rs) 9.0.0: 01/09/07 -- Temp Sensors: NO STUFFed C5520 (circuit should have only 1 cap) 01/12/07 -- Power Aliases: Moved Ethernet to PP3V3_S3 from S5 (layout improvements) 01/12/07 -- Power Supplies: Minor power supply feedback connection changes from M76 9.1.0: 01/17/07 -- Power Aliases: Moved LCD panel FET to PP3V3_S5 from S0 01/17/07 -- SMBus: Changed R5260 & R5261 from 4.7K to 3.3K 01/17/07 -- Sync with T9 noME (6.1.4) to pull in WOL_EN and Wake-on-Wireless support 01/17/07 -- Power FETs: Corrected BOM values for 5V/3.3V S3/S0 FETs 01/17/07 -- Power Sequencing: Added RC delay on PP1V8_S3 switcher enable 01/17/07 -- Testpoints: Removed FUNC_TEST from NB_RESET_L and FSB_DPWR_L per PCB request 01/17/07 -- BOM: Consolidated 3 caps on page 59 from 132S0120 to 132S0131 01/17/07 -- BOM: Added Hynix BOM configurations 9.2.0: 01/17/07 -- Power Aliases: Deleted alias that accidentally eliminated filtering on PP1V5_S0_SB_VCC1_5_B 01/18/07 -- Clock Termination: Changed series termination on all single ended clocks to 33 ohms 01/18/07 -- IMVP: Updated BOMPTIONs and values for ISL9504B 01/18/07 -- Testpoints: Added NO_TEST property to LVDS_L_DATA_N<1>, _N<2>, _P<2> due to lack of layout space for TP 01/18/07 -- ODD Conn: Reconnected ODD power FET gate control circuitry to properly implement soft start (added one cap) 9.3.0: 01/19/07 -- SB Decoupling: Removed filtering for PP1V5_S0_SB_VCCGLANPLL to enable PP1V5_S0 corrections at SB 01/19/07 -- Ethernet Conn: Changed resistor short reference designators from R392x to RX392x 01/19/07 -- Clock Termination: Changed R3050 and R3055 to bypass discrete muxes for pending change to SLG2AP101 01/19/07 -- Power Sequencing: Added C7859 to create RC delay for 1.5 and 1.05V S0 rails 01/19/07 -- Power Sequencing: Changed power rail for U7850 to PP3V3_S5 to eliminate a leakage path 9.4.0: 01/19/07 -- GPU GPIOs: Added 2 TPs on GPIOs to make G-state externally visible 01/19/07 -- SB GPIOs: Changed SB_GPIO42 to W0W_EN and changed pullup to pulldown (T9_noME change 40787) 9.5.0: 01/22/07 -- LIO Conn: Removed unnecessary aliases as T9 reference design now matches M75 (T9_noME change 40998) 01/22/07 -- Clocks: Changed U2900 to SLG2AP101 as primary clock chip (T9_noME change 40975) 01/22/07 -- Clock Termination: Added R3051 for Silego 537/101 compatibility 01/22/07 -- BOM: Added BOMPTIONs for SLG2AP101 (primary) and SLG8LP537 (backup) 01/22/07 -- BOM: Selected P1V8S3_1V825 BOMPTION to lift voltage at FB memories 10.0.0: 01/23/07 -- BOM: Changed C3860/61 to 22pF from 27 pF based on -R characterization (T9_noME change 41248) 01/23/07 -- BOM: Changed FB memories to new Samsung and Hynix APNs (also added new BOMPTIONs to GPU straps) 01/23/07 -- Released for EVT (Schem Rev 10, PCB Rev 02) EVT_SE 10.1.0: 01/24/07 -- PATA Conn: Added pass FET Q4430 to allow PCIREQ3 (ODD reset GPIO) to pullup to S0 01/24/07 -- PATA Conn: Changed =PP5V_S0_ODDPWREN to =PP3V3_S0_ODDPWREN for minor power savings 01/24/07 -- Power Aliases: Updated PP3V3_S0 aliases to support above changes 10.2.0: 01/25/07 -- PATA Conn: Replaced PCIREQ pass FET with OD buffer to correct a corner case during PLTRST 01/25/07 -- Power Aliases: Updated PP5V_S0 aliases to support above changes 11.0.0: 01/25/07 -- BOM: Updated gain of PP1V25_ENET current sense amplifier to 165 (R5432 to 165K) 01/25/07 -- BOM: Updated all Intel APNs to use QS parts 01/25/07 -- Released for EVT (Schem Rev 11, PCB Rev 03) 12.0.0: 02/19/07 -- GPU Reset: Changed C2885 to 0.047uF to reduce reset delay on powerup 02/19/07 -- GPU PGOOD: Changed C9595 to 330pF to reduce PGOOD delay on powerup 02/19/07 -- Power Sequencing: NO STUFFed U7885 to remove GPU PGOOD from PWR0K chain 02/19/07 -- Power Sequencing Rework: Short pins 2 and 4 of U7885 to complete PWR0K chain 02/19/07 -- Released post-EVT to document what was built (Schem Rev 12) DVT 12.1.0: 02/20/07 -- GPU FB: Changed cal resistors per Nvidia PUN (R8290 to 45.3 ohm and R8291 to 24.9 ohm) 02/20/07 -- GPU FB: Changed unterminated-mode reference voltage to 40% (R8297 -> 1.02K, R8432/82, R8532/82 -> 2.21K) 02/21/07 -- FireWire: Changed to Rev C of TI FireWire MCM (APN: 338S0435) 02/21/07 -- Power Sequencing: Removed U7885/C7885 to take GFX_PGOOD out of PWR_OK chain (rdar://4974927) 02/26/07 -- GPU Vcore: NO STUFFed all PWRCTL related components (feature not to be supported) 02/26/07 -- GPU Vcore: Updated voltage setpoints to 1.000/1.070/1.125V (rdar://5021453) 02/26/07 -- SB GPIOs: Sync'd page25.csa to T9_MLB to get pullup updates 02/26/07 -- Thermal Sensors: Updated topology of EMC1033 filter caps (added C5515 next to IC, moved other caps to connectors - rdar://5025773) 12.2.0: 02/27/07 -- ODD Conn: Changed ODD power FET to FDC606P (from FDC638P) for reduced Rds(on) (rdar://4993378) 02/28/07 -- Power Aliases: Moving PP1V8_GPU FET source to PP1V8_S3 rather than PP1V8_S3_ISNS to improve power delivery to GPU (rdar://5021462) 12.3.0: 02/28/07 -- Left Clutch IC: Updated both I-PEX connectors to new APN (part update for shell plating) 02/28/07 -- NB GFX Core: Changed Vcore controller to ISL6263B (part consolidation effort between Apple/Intersil - rdar://5009109) 02/28/07 -- Power Supplies: Replaced APN 152S0511 with 152S0368 (duplicate APNs for same part - rdar://5009109) 03/01/07 -- Thermal Sensors: Updated topology of EMC1033 sensors (removed shorts, changed connector caps to 18pF) 03/01/07 -- NB GFX Decoupling/Power Aliases: Connected VCCD_CRT of NB to GND per CRT disable guidelines 12.4.0: 03/01/07 -- LVDS Connector: Changed pin 5 of connector from NC to PP3V3_SW_LCD (in case we add extra cable for power - rdar://5024882) 03/01/07 -- NB GFX Decoupling: Added R2260 (0.3 ohm, 0603) to bring ESR of regulator output cap in spec (rdar://5000272) 12.5.0: 03/02/07 -- Power/Signal Aliases: Added XW0900 to PP5V_S5 to enable layout improvements 12.6.0: 03/06/07 -- Power FETs: Changed Q7080 to RJK0301 which provides much lower Rds(on) 03/06/07 -- FireWire Ports: Changed D4260 to PDS340 for lower height 12.7.0: 03/06/07 -- FireWire Ports: Changed D4260 to PDS540 for higher current capacity 03/06/07 -- Ethernet Connector: Removed RX shorts on Ethernet MDI lines per EMC request 03/06/07 -- SB GPIOs: Changed R2514 from pulldown to pullup to correct auto power-on issue (Linda card detect GPIO) 03/06/07 -- DDR2 Regulator: Changed FB resistors to 0.1% to raise guaranteed lowest output voltage							D	DVT (cont'd) 12.8.0: 03/08/07 -- Thermal Sensors: Added R5515/R5516 in case low pass filter is needed for EMC1033 13.0.0: 03/12/07 -- Power Control: Corrected alias connections for 5V/3V3 S5 enable signals 13.1.0: 03/13/07 -- BOM Options: Removed HDCP BOM option from stuffing list (feature removed) 03/14/07 -- Constraints: Constrained WWAN_SIM signals to 50 ohms 03/14/07 -- Thermal Sensors/Aliases: Changed mounting pads of Th2H sensor connector to left clutch chassis gnd 13.2.0: 03/16/07 -- Thermal Sensors: Replaced EMC1033 with second EMC1043 for improved noise filtering 03/16/07 -- NB GFX: LVDS_VREFL/VREFH changed to single pin nets to prevent LVDS glitches per Intel 03/16/07 -- Yukon Power Control: Crystal caps changed to 18pF (rdar://4946795 and rdar://4945362) 13.3.0: 03/16/07 -- Thermal Sensors: Moved remote sensor U5500 to SMC SMBus "A" and S3 power rail to clear I2C addr clash 13.4.0: 03/19/07 -- Thermal Sensors: Updated U5500 power alias to indicate device should be on S3 rail 03/19/07 -- Power Control: Added U7858 to level shift PM_G2_EN from 3.42V to 5V 03/19/07 -- Power Supplies: For 1.8, 3.3 and 5V, removed VBST 0-ohm series R (rdar://5070179) 03/19/07 -- Power Supplies: For 1.8, 3.3 and 5V, increased cap size to 0603/0805 on VBST caps (rdar://5070179) 13.5.0: 03/19/07 -- Power Control: Tied all 4 5V/3.3V enables (EN1, EN2, EN3, EN5) together as part of PM_G2_EN 14.0.0: 03/20/07 -- GPU Vcore: Updated setpoints for GPU Vcore based upon Nvidia Vmin (i.e. 1.05V,1.05V,1.05V,1.125V) 03/20/07 -- FB: Changed FB VREF caps to 2x0.0047uF as required in Nvidia PUN 02736-001-v07 (which requests 1x0.01uF) 15.0.0: 03/30/07 -- SIL: Changed R5031 to 2.21K and R5032 to 9.53K to raise SIL current approx 15% (lightpipe dimmed by 20%) 03/30/07 -- Power Supply: Changed 1.05V power supply current limit to 10A from 8A (R7455 to 5.62k -- rdar://5095642) 04/03/07 -- Power Supply: Changed numerous 10K Rs to 100K for Energy Star compliance (rdar://5102118) 04/03/07 -- GPU FB: Changed FB clock termination to 242 ohms (2x121) per Nvidia PUN 04/03/07 -- CPU Vcore: Changed R7117,C7134 and R7115,R7130 for calibration improvements (rdar://5085959) 04/03/07 -- Released for DVT (BOM update) 16.0.0: 04/17/07 -- Power Sequencing: NO STUFFED U7858 and stuffed R7860 to allow SMC to drive S5 enable pins directly 04/17/07 -- Released for DVT (As-Built) PVT 16.1.0: 04/18/07 -- GPU Misc: Added R8735-37 to implement PCI DEVID 0x407 in hardware 16.2.0: 04/18/07 -- Power FETs: Changed Q7095 to FDM6296 and pulled up to PBUS for better PP1V25_S0 FET Rds(on) 04/18/07 -- Modules: Updated Intel chipset to PRQ parts 16.3.0: 04/20/07 -- Power FETs: Changed R7097 to 220K to maintain EnergyStar compliance with FET gate pulled to PBUS 04/20/07 -- Power FETs: Changed C7095/C7083 to 16V for proper rating of parts tied to PBUS 04/20/07 -- CPU VCore: Changed C7196 to 16V to eliminate a BOM item 17.0.0: 04/20/07 -- No changes. Weekly BOM release. A.0.0: 04/24/07 -- SB Decoupling: Changed L2700 from 155S0152 to 155S0333 for AVL updates 04/24/07 -- SMC Support: Changed R5031 to 2.37K, R5032 to 9.09K to meet SIL brightness targets 04/24/07 -- Released for PVT B.0.0: 05/08/07 -- SB Decoupling: Changed C2703 to 158S0578 per Intel recommendations (rdar://5185100) 05/08/07 -- GPU Straps: Stuffed R8728 to put GPU PEG I/F into mobile mode (rdar://5188253) M75A PROTO See Perforce change notes for updates before Proto Release 08/16/07 -- Released for Proto (Branched from M75, updated CPU part numbers)							D	
	C								C								
	B									B							
	A										A						
	8											A					
	7																
	6																
	5																
	4												2		1		
	3												2		1		
	2												2		1		
	1												2		1		







Thermal Module Holes




RAM Door (Torx) Holes




Frame Holes




Board Edge Notches
(Can't be PTH)




Tooling Holes
(Can't be PTH)



Chassis GNDs




Digital Ground




Signal Aliases

SYNC_MASTER=(T9_MLB)		SYNC_DATE=08/23/2006	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7492	B
SCALE		SHT	OF
NONE		9	109





CPU Power & Ground

SYNC_MASTER=T9_NOME

SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7492

REV.

B

SCALE


NONE


SHT

11

OF

109





NB CPU Interface
SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

C

B

A

LVDS Disable

Can leave all signals NC if LVDS is not implemented.
Tie VCC_TX_LVDS and VCCA_LVDS to GND.

If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

Note: SR DG says to tie LVDS_VREFH/L to GND. This causes a glitch during wake-up on LVDS DATA/CLK pairs. New recommendation is to float both signals, see Radar #5067636.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.


CRT & TV-Out Disable

Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TV0_IREF to GND.
Can tie the following rails to GND:
VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above.
Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
Tie VCCA_DPLLA and VCCA_DPLLB to VCC (VCore).
Tie VCC_AXG and VCC_AXG_NCTF to GND.
Leave GFX_VID<3..0> and GFX_VR_EN as NC.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces

SYNC_MASTER=T9_NAME SYNC_DATE=03/16/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	15	109



22 21 18 =PPVCORE_S0_NB
1310 mA (Ext Graphics)
1573 mA (Int Graphics)

21 16 =PP1V8_S3M_MEM_NB
3300 mA (2 ch, 667MHz)
2700 mA (2 ch, 533MHz)
1700 mA (1 ch, 667MHz)
1395 mA (1 ch, 533MHz)
5 mA (standby)

22 18 =PPVCORE_S0_NB_GFX
7700 mA (Int Graphics)

NCTF balls are Not Critical To Function
These connections can break without
impacting part performance.

NB Power 1

SYNC_MASTER=T9_NAME SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7492	B
SCALE		SHT	OF
NONE		18	109



Current numbers from Crestline EDS, doc #21749.

NB Power 2

SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7492	B
SCALE		SHT	OF
NONE		19	109






NB Standard Decoupling
SYNC_MASTER=T9_NOME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	21	109




NOTE: This filter is required even if using only external graphics.
VCCD_TV DAC also powers internal thermal sensors.

- =CRT RED
- =CRT RED L
- =CRT GREEN
- =CRT GREEN L
- =CRT BLUE
- =CRT BLUE L
- =CRT HSYNC R
- =CRT VSYNC R
- =CRT TVO IREF
- =TV A DAC
- =TV A RTN
- =TV B DAC
- =TV B RTN
- =TV C DAC
- =TV C RTN
- CRT DDC CLK
- CRT DDC DATA
- SDVO_CTRLCLK
- SDVO_CTRLDATA
- TV_DCONSEL<0>
- TV_DCONSEL<1>


Crestline LVDS Support

- =PP1V5_S0_NB_VCCD_CRT
- =PP3V3_S0_NB_VCCA_CRTDAC
- =PP3V3_S0_NB_VCCSYNC
- =PP1V5_S0_NB_VCCD_QDAC
- =PP3V3_S0_NB_VCCA_DAC_BG
- =GND_NB_VSSA_DAC_BG
- =PP3V3_S0_NB_VCCA_TV DAC
- =PP3V3_S0_NB_VCCA_TV DACB
- =PP3V3_S0_NB_VCCA_TV DACC


GMCH Graphics Core Power



PLACEMENT NOTE=Place in GMCH cavity



Layout Note: Route to cap, then GND




NB Graphics Decoupling
SYNC_MASTER=M76_MLB SYNC_DATE=03/12/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	22	109

Current numbers from Crestline EDS Addendum, doc #20127.





NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1
If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.

SB BOOT BIOS SELECT

I/F	GNT0#
LPC	1
SPI	0

NOTE: GNT0# HAS INT PU; ENABLED ONLY WHEN PCIRST#=0 AND PWROK=H
SPI CS1# HAS INT PU (NOMINAL=20K, SIMULATION=15K-35K)

=PP3V3 S0 SB PCI			
PCI FRAME L	R2423	1	2 8.2K
PCI IRDY L	R2424	1	2 8.2K
PCI TRDY L	R2425	1	2 8.2K
PCI STOP L	R2426	1	2 8.2K
PCI SERR L	R2427	1	2 8.2K
PCI DEVSEL L	R2428	1	2 8.2K
PCI PERR L	R2430	1	2 8.2K
PCI LOCK L	R2429	1	2 8.2K
PCI FW REQ L	R2432	1	2 8.2K
PCI REQ1 L	R2431	1	2 8.2K
PCI REQ2 L	R2433	1	2 8.2K
INT PIRQA L	R2437	1	2 8.2K
INT PIRQB L	R2436	1	2 8.2K
INT PIRQC L	R2438	1	2 8.2K
INT PIRQD L	R2439	1	2 8.2K
INT PIRQE L	R2440	1	2 8.2K
INT PIRQF L	R2441	1	2 8.2K
ODD PWR EN L	R2442	1	2 8.2K

SB PCI, PCIe, DMI, USB

SYNC_MASTER=T9_NAME SYNC_DATE=03/16/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NOTE: DPRSLPVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION

PM_LAN_ENABLE must remain deasserted until VccCL3_3, VccLAN3_3 and VccLAN1_05 have been up for at least 1ms.

NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.

SB Pwr Mgt, GPIO, Clink

SYNC_MASTER=T9_NOME

SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7492	B
SCALE		SHT	OF
NONE		25	109




Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.

NOTE:
VccHDA and VccSushDA can be 1.5V or 3.3V depending on VIO of HD Audio interface.
Current figures provided assume 1.5V.



SB Power & Ground		
SYNC_MASTER=T9_NAME		SYNC_DATE=03/16/2007
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7492	B
SCALE		SHT	26 OF 109
NONE			



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
15558333	1	FLTR,EMI BEAD,330 OHM,1.5A,0805,SMD	L2700	

SB Decoupling

SYNC_MASTER=M75_PVT SYNC_DATE=05/08/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




ON POWER UP:
This delay ensures that GPU clocks
run before GPU is released from reset
(RC should reach schmitt trigger
threshold at approx .8 ms nominal
w/ 1K pullup on PM_ALL_GPU_PG00D)

ON POWER DOWN:
This ensures that GPU is put into
reset while chip is still powered
and clocks are still running.

GPU_IOENABLE_RC is used to isolate
certain GPU signals from the rest
of the system. RC prevents glitch
that would otherwise be injected
into isolated signals due to sharp
reset edge and isolating FET Cgs.

SB Misc		
SYNC_MASTER=(T9_MLB)		SYNC_DATE=08/24/2006
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE D	DRAWING NUMBER 051-7492	REV. B
	SCALE NONE	SHT 28	OF 109



NEED TO CHECK CAP VALUE

One 0.1uF per power pin (place at pin).
One 10uF cap per rail.

FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11	
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-	(For Internal Graphics)
1	27M	27M w/SS	SRC_0+	SRC_0-	(For External Graphics)

- > From ICH
- > CPU Host Clock (FSB/4)
- > GMCH Host Clock (FSB/4)
- > ITP/XDP Host Clock (FSB/4)
- > GMCH Display PLL B 100MHz (Int GFX)
- > GPU PCIe 100MHz (Ext GFX)
- > ICH DMI/PCIe 100MHz
- > ExpressCard / Spare 100MHz
- > ICH SATA 100MHz
- > GMCH DMI/PCIe 100MHz
- > PCIe Mini Card (AirPort) 100MHz
- > Spare 100MHz
- NOTE: Pin 40 was PGMODE on SLG8LP537. Do not pull low on SLG8LP537 or device is set to CK410M mode.
- > Yukon PCIe 100MHz
- > GMCH Display PLL A 96MHz (Int GFX)
- > (Or 27MHz Spread & Non-Spread for Ext GFX)
- From ICH
- ICH USB/Audio 48MHz
- ICH SIO/LPC/REF 14.318MHz
- TP or GPU PG00D

NOTE: Pin 53 was REF_1 on SLG8LP537.
(*) CLKREQ# internal pull-ups/downs only on SLG2AP101, not SLG8LP537.

Clock (CK505)

SYNC_MASTER=T9_NAME SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT




III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

CK505 Configuration Straps

FCT_SEL (GFX clock select)



FS_A, FS_B, FS_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.


(Only 100-200MHz supported by SLG8LP536 and CY28545-5)

CLK Termination


(Note: HOST/SRC/GFX clock termination removed. Silego SL8GLP536 or equiv. support only)




CLKREQ Controls




Silego SLG2AP101 has internal pull-ups on all CLKREQ# pins. Support for SL8GLP537 or equiv. only. NB and SATA CLKREQs are not remappable (and thus are not shown here).



GPU Clock Gating



Unused Clocks



Clock Termination

SYNC_MASTER=(MASTER) SYNC_DATE=08/23/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7492 REV. B

SCALE NONE SHT 30 OF 109

Page Notes

Power aliases required by this page:

- =PP1V8_S3M_MEM_A
- =PP0V9_S3M_MEM_DIMMVREFA
- =PPSPD_S0M_MEM_A (2.5V - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:

(NONE)

"Factory" (thru-hole) slot

DDR2 Bypass Caps
(For return current)

DDR2 SO-DIMM Connector A

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

DRAWING NUMBER

REV.

D

051-7492

B

SCALE

NONE

SHT

31

OF

109

Page Notes

Power aliases required by this page:

- =PP1V8_S3M_MEM_B
- =PP0V9_S3M_MEM_DIMMVREFB
- =PPSPD_S0M_MEM_B (2.5V - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA

BOM options provided by this page:

(NONE)

"Expansion" (surface-mount) slot

DDR2 Bypass Caps

(For return current)

DDR2 SO-DIMM Connector B

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	32	109



Memory Active Termination

SYNC_MASTER=(T9_NOME) SYNC_DATE=11/14/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7492

REV.

B

SCALE

NONE

SHT

33


OF

109

Left I/O Board Connector

(Output to LIO)
(Input from LIO)
(Output to LIO)

=PP3V42_G3H_LIO
=PPDCIN_G3H_LIO_CONN
=PP1V5_S0_LIO



C3410

0.1uF

1 2

PCIE_MINI_R2D_C_N

24 83

C3411

0.1uF

1 2

PCIE_MINI_R2D_C_P

24 83

C3420

0.1uF

1 2

PCIE_EXCARD_R2D_C_N

24 83

C3421

0.1uF

1 2

PCIE_EXCARD_R2D_C_P

24 83

Left I/O Board Connector

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT



III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7492 REV. B


SCALE NONE SHT 34 OF 109

[illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible]

ENET Enable Generation

"ENET" = "S0" || ("S3" && "AC" && "WOL_EN")

NOTE: S3 term is guaranteed by source of R3800 & Q3810, MUST BE S3 RAIL.



3.3V ENET FET


WLAN Enable Generation

"WLAN" = "S0" || ("S3" && "AC" && "WOW_EN")


NOTE: S3 term is guaranteed by FET & pull-up source, MUST BE S3 RAIL.

Yukon AVDDL LDO

1.9V for Yukon Ultra, 2.5V for Yukon EC
Yukon Ultra requires 1.9V on its magnetics to pass compliance tests



Yukon Crystal



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0363	1	RES, 31.6K, 1%, 1/16W, 402, LF	R3855		YUKON_EC

Yukon Power Control

SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE D DRAWING NUMBER 051-7492 REV. B


SCALE NONE SHT 38 OF 109

```
Power aliases required by this page:
- =GND_CHASSIS_ENET
```

```
Signal aliases required by this page:
(NONE)
```

```
BOM options provided by this page:
(NONE)
```

Signal aliases required by this page:
(NONE)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
157S0030	2	XFMR, ISO, HALF-PORT, 1000T, 16P, SMD, 2MM	T3900, T3901	CRITICAL	

SYNC_MASTER=M76_MLB	SYNC_DATE=03/19/2007
---------------------	----------------------

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING



SIZE D	DRAWING NUMBER 051-7492	REV. B
SCALE NONE	SHT 39	OF 109



FireWire Link (TSB83AA22)

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	40	109



FireWire PHY (TSB83AA22)

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	41	109


Page Notes

Power aliases required by this page:
- =PPBUS_S5_FWPWSW (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)

Signal aliases required by this page:
(NONE)



BOM options provided by this page:
- FW_PORT_FAULT_PU

FireWire Port Power Switch



Current Limit/Active Late-VG Protection

Late-VG Event Detection



Current Limits
0.020 ohm => 2.4A
0.025 ohm => 2A
0.030 ohm => 1.66A (Ideal)
0.033 ohm => 1.5A

MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

FireWire Port Power

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	42	109



IDE (ODD) Connector

Unused SATA Ports

82 23	SATA B R2D C P	TP SATA B R2DP
82 23	SATA B R2D C N	TP SATA B R2DN
82 23	SATA B D2R P	TP SATA B D2RP
82 23	SATA B D2R N	TP SATA B D2RN
82 23	SATA C R2D C P	TP SATA C R2DP
82 23	SATA C R2D C N	TP SATA C R2DN
82 23	SATA C D2R P	TP SATA C D2RP
82 23	SATA C D2R N	TP SATA C D2RN

23	SATA RBIAS P	SATA RBIAS
23	SATA RBIAS N	MAKE_BASE=TRUE

Placement note
Place within 12.7mm
from ball of SB

PATA Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	44	109



External USB Connector

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	46	109




Left Clutch Barrel Interconnect



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
113S0022	2	RES, MF, 1/10W, 00HM, 5, 0603, SM, LF	L4731, L4741	CRITICAL	

SIM Interconnect



Left Clutch Barrel Interconnect
SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	47	109


SMC Reset "Button" / Brownout Detect




SMC Crystal Circuit



Debug Power "Button"




SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1381	353S1278		ALL	Intersil ISL6002-33

System (Sleep) LED Circuit




SMC_FAN_2_CTL	=	TP_SMC_FAN_2_CTL
SMC_FAN_2_TACH	=	TP_SMC_FAN_2_TACH
SMC_FAN_3_CTL	=	TP_SMC_FAN_3_CTL
SMC_FAN_3_TACH	=	TP_SMC_FAN_3_TACH
SMC_GFX_OVERTEMP_L	=	TP_SMC_GFX_OVERTEMP_L
SMC_GFX_THROTTLE_L	=	TP_SMC_GFX_THROTTLE_L
SMC_BATT_VSET	=	TP_SMC_BATT_VSET
SMC_SYS_VSET	=	TP_SMC_SYS_VSET
SMC_P14	=	TP_SMC_P14
SMC_P20	=	TP_SMC_P20
SMC_P21	=	TP_SMC_P21
SMC_P22	=	TP_SMC_P22
SMC_P23	=	TP_SMC_P23
SMC_P26	=	TP_SMC_P26
SMC_P27	=	TP_SMC_P27
SMC_P43	=	TP_SMC_P43
SMC_P44	=	TP_SMC_P44
SMC_P46	=	TP_SMC_P46
SMC_P62	=	TP_SMC_P62
SMC_P63	=	TP_SMC_P63
SMC_P64	=	TP_SMC_P64
SMC_P81	=	TP_SMC_P81
SMC_PF0	=	TP_SMC_PF0
SMC_PF1	=	TP_SMC_PF1

SMC FSB to 3.3V Level Shifting




SMC_EXCARD_OC_L	=	EXCARD_OC_L
SMC_SUS_CLK	=	SUS_CLK_SB
SMC_P45	=	SMC_ENRGYSTR_LDO_EN

LAN PWRGD Circuit



S5 Rail PWRGD Circuit

Reports when 5V S5 and 3.3V S5 are in regulation



SMC_PA0	R5091	100K	5%	1/16W MF-LF 402
SMC_PA1	R5092	100K	5%	1/16W MF-LF 402
SMC_PB0	R5093	100K	5%	1/16W MF-LF 402
SMC_ONOFF_L	R5070	10K	5%	1/16W MF-LF 402
SMC_LID	R5071	100K	5%	1/16W MF-LF 402
SMC_FWE	R5072	10K	5%	1/16W MF-LF 402
SMC_TX_L	R5073	10K	5%	1/16W MF-LF 402
SMC_RX_L	R5074	100K	5%	1/16W MF-LF 402
SYS_ONEWIRE	R5075	2.0K	5%	1/16W MF-LF 402
SMC_BS_ALRT_L	R5076	100K	5%	1/16W MF-LF 402
SMC_TMS	R5077	10K	5%	1/16W MF-LF 402
SMC_TDO	R5078	10K	5%	1/16W MF-LF 402
SMC_TDI	R5079	10K	5%	1/16W MF-LF 402
SMC_TCK	R5080	10K	5%	1/16W MF-LF 402
SMC_P67	R5094	10K	5%	1/16W MF-LF 402
SMC_PF3	R5081	10K	5%	1/16W MF-LF 402
SMC_PG0	R5096	10K	5%	1/16W MF-LF 402
SMC_PH4	R5082	10K	5%	1/16W MF-LF 402
SMC_BATT_TRICKLE_EN_L	R5083	10K	5%	1/16W MF-LF 402
SMC_BATT_CHG_EN	R5084	10K	5%	1/16W MF-LF 402
SMC_ADAPTER_EN	R5085	10K	5%	1/16W MF-LF 402
SMC_CASE_OPEN	R5086	10K	5%	1/16W MF-LF 402
SMC_BC_ACOK	R5087	470K	5%	1/16W MF-LF 402
SMC_EXCARD_CP	R5088	10K	5%	1/16W MF-LF 402
PM_SUS_STAT_L	R5089	100K	5%	1/16W MF-LF 402
PM_SLP_S5_L	R5090	100K	5%	1/16W MF-LF 402

SMC Support

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7492 REV. B

SCALE NONE SHT 50 OF 109



LPC+ Debug Connector

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7492	B
SCALE		SHT	OF
NONE		51	109



SMBus Connections

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






Current Sensing
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7492	B
SCALE		SHT	OF
NONE		54	109





Fan Connectors

SYNC_MASTER=M76_MLB

SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7492	B
SCALE		SHT	OF
NONE		56	109

D

C

B

A


D

C


B

A


Left ALS Filter



Right ALS Circuit



Keyboard LED Driver



ALS Support


SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	58	109



SPI BootROM			
SYNC_MASTER=T9_NOME		SYNC_DATE=03/16/2007	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE	DRAWING NUMBER	REV.	
D	051-7492	B	
SCALE	SHT	OF	
NONE	61	109	



PBus-In & Battery Connectors

SYNC_MASTER=(M59_SYNC) SYNC_DATE=09/09/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	69	109



www.laptop-schematics.com

Power FETs
SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7492	B
SCALE		SHT	OF
NONE		70	109



DPRSLPVR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	0	0	1-Phase DCM

IMVP6 CPU VCore Regulator

SYNC_MASTER=M76_MLB SYNC_DATE=01/23/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	71	109



IMVP6 NB Gfx Core Regulator

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	72	109

www.laptop-schematics.com



5V / 3.3V Power Supply

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	73	109



1.25V / 1.05V Power Supply

SYNC_MASTER=M76_MLB SYNC_DATE=03/12/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	74	109



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
103S0192	1	RES,MTL FILM,21K,0.1,0402,SM,LF	R7520	CRITICAL	P1V8S3_1V8

1.8V DDR2 Supply

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7492 REV. B

SCALE NONE SHT 75 OF 109



1.5V Power Supply

SYNC_MASTER=M76_MLB SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT 76 OF 109	



FW PHY Power Supplies
SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7492	B
SCALE		SHT	OF
NONE		77	109



Power Control Signals

3.425V "G3Hot" Supply

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

Vout = 3.425
200mA max output
(Switcher limit)

1.5V / 1.05V PWRGD Circuit

NOTE: 0.9V/2.5V is not checked!
Other S0 Rails PWRGD Circuit

3.425V G3Hot Supply & Power Control
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	D	DRAWING NUMBER	051-7492	REV.	B
SCALE	NONE	SHT	78	OF	109

Page Notes

Power aliases required by this page:

- =PP1V2_GPU_PEX_PLLXVDD
- =PP1V2_GPU_PEX_IOVDDQ
- =PP1V2_GPU_PEX_IOVDD

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

=PP1V2_GPU_PEX_PLLXVDD
=PP1V2_GPU_PEX_IOVDDQ
=PP1V2_GPU_PEX_IOVDD

PEX 1.2V Current = 2A

250mA

1500mA

180mA

20mA

PP1V2_GPU_PEX_PLLAVDD F
MIN LINE WIDTH=0.25 mm
MIN PAD WIDTH=0.25 mm
VOLTAGE=1.2V


PP1V2_GPU_PEX_PLLDVDD F
MIN LINE WIDTH=0.25 mm
MIN PAD WIDTH=0.25 mm
VOLTAGE=1.2V



OMIT

U8000
NB8P-GS-W-A2
BGA
(1 OF 8)

PCI-EXPRESS BUS INTERFACE



NV G84M PCI-E

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7492

REV.

B

SCALE

NONE

SHT

80

OF


109

Page Notes

Power aliases required by this page:
- =PPVCORE_GPU
- =PP1V8_GPU_FBVDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



NV G84M Core/FB Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	81	109

Power aliases required by this page:


- =PP1V2_GPU_FBPLLAVDD
- =PP1V8_GPU_FBI0

Signal aliases required by this page:


(NONE)

BOM options provided by this page:

(NONE)



Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



GDDR3 Frame Buffer A
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	84	109

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



www.laptop-schematics.com

GDDR3 Frame Buffer B


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7492	B
SCALE	SHT	OF
NONE	85	109



Page Notes

Power aliases required by this page:
- =PP3V3_GPU_VDD33
- =PP3V3_GPU_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_H_PLLVDD
- =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

NV G84M GPIO/MIO/Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7492	B
SCALE		SHT	OF
NONE		86	109



GPIOs

	Native Func	
GPU GPIO 0	HPD0	GPU HPD
GPU GPIO 1	HPD1	NC GPU GPIO 1
GPU GPIO 2	LCD0_BL_PWM	GPU BL_PWM
GPU GPIO 3	LCD0_VDD	GPU PANEL_EN
GPU GPIO 4	LCD0_BL_EN	GPU BKLT_EN
GPU GPIO 5	VID0	GPU VCORE VID0
GPU GPIO 6	VID1	GPU VCORE VID1
GPU GPIO 7	MEM_VID	GPU VCA_EN_L
GPU GPIO 8	THERM	NC GPU GPIO 8
GPU GPIO 9	FAN_PWM	TP GPU GSTATE<0>
GPU GPIO 10	MEM_VREF	FB VREF_UNTERM
GPU GPIO 11	SLI_SYNC	GPU VCORE VID2
GPU GPIO 12	AC_DET	TP GPU GSTATE<1>
GPU GPIO 13	PWR_CTL0	GPU VCORE PWRCTL0
GPU GPIO 14	PWR_CTL1	GPU VCORE PWRCTL1


Renamed signals

GPU CLK27M GATED	GPU XTALIN
GPU CLK27M SS GATED	GPU XTALSSIN
GPU TDIODE P	GPU THERMD P
GPU TDIODE N	GPU THERMD N
GPU DVI DDC CLK	GPU I2CB_SCL
GPU DVI DDC DATA	GPU I2CB_SDA
GPU PANEL DDC CLK	GPU I2CC_SCL
GPU PANEL DDC DATA	GPU I2CC_SDA


Unused signals

NC GPU XTALOUT	GPU XTALOUT
NC GPU SPDIF	GPU SPDIF
NC GPU STEREO	GPU STEREO
NC FB A MA12	TP FB A MA12
NC FB B MA12	TP FB B MA12
NC FB A MA13	TP FB A MA13
NC FB B MA13	TP FB B MA13
NC FBA CMD27	TP FBA CMD27
NC FBC CMD27	TP FBC CMD27
NC FBA CMD28	TP FBA CMD28
NC FBC CMD28	TP FBC CMD28
NC GPU ROM CS L	GPU ROM CS L
NC GPU ROM SCLK	GPU ROM SCLK
NC GPU ROM SI	GPU ROM SI
NC GPU ROM SO	GPU ROM SO
NC GPU CSYNC	GPU CSYNC
NC GPU R2	GPU R2
NC GPU G2	GPU G2
NC GPU B2	GPU B2
NC GPU H2SYNC	GPU H2SYNC
NC GPU V2SYNC	GPU V2SYNC
NC LVDS U DATAP<3>	LVDS U DATA P<3>
NC LVDS U DATAN<3>	LVDS U DATA N<3>
NC LVDS L DATAP<3>	LVDS L DATA P<3>
NC LVDS L DATAN<3>	LVDS L DATA N<3>
TP GPU MIOA CLKOUT P	GPU MIOA CLKOUT P
TP GPU MIOA CLKOUT N	GPU MIOA CLKOUT N
TP GPU MIOA CTL3	GPU MIOA CTL3
TP GPU MIOA DE	GPU MIOA DE
TP GPU MIOA D<5..2>	GPU MIOA D<5..2>
TP GPU MIOA D<7>	GPU MIOA D<7>
TP GPU MIOA D<11..10>	GPU MIOA D<11..10>
TP GPU MIOA HSYNC	GPU MIOA HSYNC
TP GPU MIOA VSYNC	GPU MIOA VSYNC
TP GPU MIOB CLKIN	GPU MIOB CLKIN
TP GPU MIOB CLKOUT P	GPU MIOB CLKOUT P
TP GPU MIOB CLKOUT N	GPU MIOB CLKOUT N
TP GPU MIOB DE	GPU MIOB DE
TP GPU MIOB CTL3	GPU MIOB CTL3
TP GPU MIOB D<2>	GPU MIOB D<2>
TP GPU MIOB D<7..6>	GPU MIOB D<7..6>
TP GPU MIOB D<11..10>	GPU MIOB D<11..10>
TP GPU MIOB VSYNC	GPU MIOB VSYNC
NC GPU IFPD CLK P	GPU IFPD CLK P
NC GPU IFPD CLK N	GPU IFPD CLK N


Config Straps




HDCP Support




TMDs Backdrive Protection



Analog Video Mux



Unused Clocks



GPU Straps

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE D DRAWING NUMBER 051-7492 REV. B

SCALE NONE SHT 87 OF 109

GPU VCore Regulator

GPU VCore Current Sense



$$V_{out} = 1.25V - 0.96V$$
$$V_{out(min)} = 0.75V \cdot \left(\frac{1 + R_a}{R_b} \right)$$
$$R_{eq} = R_b \parallel R_c \parallel R_d \parallel R_e$$

GPU VCore Setpoints

VID2	VID1	VID0	C D E	State
0	0	0	- - -	1.050V (rsvd state)
0	0	1	Y - -	1.050V (max batt)
0	1	1	Y Y -	1.050V (balanced)
1	1	1	Y Y Y	1.125V (max perf)

All other states not defined

GPU (G84M) Core Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7492 REV. B

SCALE NONE SHT 89 OF 109



LVDS Display Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7492	B
SCALE		SHT	OF
NONE		90	109



PGOOD Monitor for GPU Rails


LTC2900 provides programmable reset delay which is required to play nice with ICHx PGOOD circuit



LTC2900 typical threshold is 93.5% (3.055V, 2.325V, 1.685V, 1.120V)


Fast wake condition is worst case. ICHx can create an S3 duration of 1 RTC clock (32 us). If mux select is on core well and AND-gate is implemented, glitch filter or <99ms PGOOD assertion time is required for PGOODs to be valid at end of 99 ms SMC timer. If mux select on resume well, then observed PGOOD will not change during S3 transitions and ICHx will honor whatever PGOOD delays are provided.

Mux Select Conditioning




NOTE: NAND-gate required if EXTGPU LVDS_EN GPIO is on SB core well. Keeps PGOOD looking at non-GPU rails until GPIO switches back to default state and GPU power rails have come up and are valid (which should be before platform reset deasserts). Could be eliminated if GPIO moved to resume well.

GPU DDC Pass FETs




Panel/Backlight Control Mux




NOTE: New H/W and S/W challenge since NB gfx might be powered off if using external GPU. S/W will have to guarantee that the "other" device is ready before a switch can occur. If mux select GPIO is still on a core well, this could mean powering up IG supply will be necessary before going to sleep to keep PGOODs valid.

LVDS I/F Mux



LVDS Data Mux Power Supply



LVDS Interface Mux


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7492 REV. B
SCALE NONE SHT 95 OF 109



Disk Interface Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	IDF_PDD	IDF_55S	IDF	IDF_PDD<15..0>	23 42
	IDF_PDA	IDF_55S	IDF	IDF_PDA<2..0>	23 42
	IDF_PDCS	IDF_55S	IDF	IDF_PDCS1_L	23 42
	IDF_PDCS	IDF_55S	IDF	IDF_PDCS3_L	23 42
	IDF_CN1L	IDF_55S	IDF	IDF_PDIOW_L	23 42
	IDF_PD1OR_L	IDF_55S	IDF	IDF_PD1OR_L	23 42
	IDF_CN1L	IDF_55S	IDF	IDF_PDDACK_L	23 42
	IDF_CN1L	IDF_55S	IDF	IDF_PDDREQ	23 42
	IDF_PD1ORDY	IDF_55S	IDF	IDF_PD1ORDY	23 42
	IDF_IRQ14	IDF_55S	IDF	IDF_IRQ14	23 42
	IDF_RST_1	IDF_55S	IDF	ODD_RST_5VTOL_L	24 42
	SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_P	23 78
		SATA_100D	SATA	SATA_A_R2D_C_N	23 78
		SATA_100D	SATA	SATA_A_R2D_P	78
		SATA_100D	SATA	SATA_A_R2D_N	78
	SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_P	23 78
		SATA_100D	SATA	SATA_A_D2R_N	23 78
		SATA_100D	SATA	SATA_A_D2R_C_P	78
		SATA_100D	SATA	SATA_A_D2R_C_N	78
	SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_C_P	23 42
		SATA_100D	SATA	SATA_B_R2D_C_N	23 42
		SATA_100D	SATA	SATA_B_R2D_P	23
		SATA_100D	SATA	SATA_B_R2D_N	23
	SATA_B_D2R	SATA_100D	SATA	SATA_B_D2R_P	23 42
		SATA_100D	SATA	SATA_B_D2R_N	23 42
		SATA_100D	SATA	SATA_B_D2R_C_P	23
		SATA_100D	SATA	SATA_B_D2R_C_N	23
	SATA_C_R2D	SATA_100D	SATA	SATA_C_R2D_C_P	23 42
		SATA_100D	SATA	SATA_C_R2D_C_N	23 42
		SATA_100D	SATA	SATA_C_R2D_P	23
		SATA_100D	SATA	SATA_C_R2D_N	23
	SATA_C_D2R	SATA_100D	SATA	SATA_C_D2R_P	23 42
		SATA_100D	SATA	SATA_C_D2R_N	23 42
		SATA_100D	SATA	SATA_C_D2R_C_P	23 42
		SATA_100D	SATA	SATA_C_D2R_C_N	23 42
	SATA_RBIAS	SATA_55S		SATA_RBIAS	42
	HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	23 34
		HDA_55S	HDA	HDA_BIT_CLK_R	23
	HDA_SYNC	HDA_55S	HDA	HDA_SYNC	23 34
		HDA_55S	HDA	HDA_SYNC_R	23
	HDA_RST_1	HDA_55S	HDA	HDA_RST_L	23 34
		HDA_55S	HDA	HDA_RST_L_R	23 34
	HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	23
		HDA_55S	HDA	HDA_SDIN_CODEC	23
	HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	23 34
		HDA_55S	HDA	HDA_SDOUT_R	23
	USB_EXT_A	USB_90D	USB	USB_EXT_A_P	24 43
		USB_90D	USB	USB_EXT_A_N	24 43
		USB_90D	USB	USB_EXT_A_MUXED_P	
		USB_90D	USB	USB_EXT_A_MUXED_N	
	USB_MINI	USB_90D	USB	USB_MINI_P	24 34
		USB_90D	USB	USB_MINI_N	24 34
	USB_EXTD	USB_90D	USB	USB_EXTD_P	24 44
		USB_90D	USB	USB_EXTD_N	24 44
	USB_CAMERA	USB_90D	USB	USB_CAMERA_P	7 24
		USB_90D	USB	USB_CAMERA_N	7 24
	USB_BT	USB_90D	USB	USB_BT_P	24 78
		USB_90D	USR	USB_BT_N	24 78
	USB_TPAD	USB_90D	USB	USB_TPAD_P	24 78
		USB_90D	USB	USB_TPAD_N	24 78
	USR_IR	USR_90D	USR	USB_IR_P	24 78
		USB_90D	USB	USB_IR_N	24 78
	USB_EXTB	USB_90D	USB	USB_EXTB_P	24 34
		USB_90D	USR	USB_EXTB_N	24 34
	USB_EXCARD	USB_90D	USR	USB_EXCARD_P	24 34
		USB_90D	USB	USB_EXCARD_N	24 34
	USB_EXTC	USR_90D	USR	USB_EXTC_P	9 24
		USR_90D	USR	USB_EXTC_N	9 24
	USB_RBIAS	USB_60S		USB_RBIAS	24
	SMB_SB_SCL	SMB_55S	SMB	SMB_CLK	25 48
	SMB_SB_SDA	SMB_55S	SMB	SMB_DATA	25 48
	SMB_SB_ME_SCL	SMB_55S	SMB	SMB_ME_CLK	25 48
	SMB_SB_ME_SDA	SMB_55S	SMB	SMB_ME_DATA	25 48
	SPI_SCLK	SPT_55S	SPT	SPI_SCLK_R	24 55
		SPT_55S	SPT	SPI_SCLK	55
		SPT_55S	SPT	SPI_A_SCLK_R	
		SPT_55S	SPT	SPI_B_SCLK_R	
	SPI_SI	SPT_55S	SPT	SPI_SI_R	24 55
		SPT_55S	SPT	SPI_SI	
		SPT_55S	SPT	SPI_A_SI_R	55
		SPT_55S	SPT	SPI_B_SI_R	
	SPT_S0	SPT_55S	SPT	SPI_S0	24 55
		SPT_55S	SPT	SPI_A_S0_R	55
		SPT_55S	SPT	SPI_B_S0	
		SPT_55S	SPT	SPI_B_S0_R	
	SPT_CE_L0	SPT_55S	SPT	SPI_CE_R_L<0>	24 55
		SPT_55S	SPT	SPI_CE_L<0>	55
	SPT_CE_L1	SPT_55S	SPT	SPI_CE_R_L<1>	
		SPT_55S	SPT	SPI_CE_L<1>	

SB Constraints (1 of 2)

SYNC_MASTER=T9_NOME	SYNC_DATE=01/17/2007
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D

DRAWING NUMBER	051-7492
----------------	----------

SCALE	

SHT	102
-----	-----

100



8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

Clock & SMC Constraints

SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D

DRAWING NUMBER 051-7492

REV. B

SCALE NONE

SHT 105 OF 109

8

7

6

5

4

3

2

1

