

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, MBP 15" MLB
12/07/2007

12/07/2007

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
?		?	?	?	?

Page	(csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	(T9_MLB)	08/23/2006
3	3	Power Block Diagram	(T9_MLB)	08/23/2006
4	4	Power Block Diagram	N/A	N/A
5	5	BOM Configuration	N/A	N/A
6	6	Revision History	N/A	N/A
7	7	Functional / ICT Test	(MASTER)	(MASTER)
8	8	Power Aliases	(MASTER)	(MASTER)
9	9	Signal Aliases	(T9_MLB)	08/23/2006
10	10	CPU FSB	T9_NAME	03/16/2007
11	11	CPU Power & Ground	T9_NAME	03/16/2007
12	12	CPU Decoupling & VID	M76_MLB	03/19/2007
13	13	eXtended Debug Port (XDP)	T9_NAME	12/12/2006
14	14	NB CPU Interface	T9_NAME	03/16/2007
15	15	NB PEG / Video Interfaces	T9_NAME	03/16/2007
16	16	NB Misc Interfaces	T9_NAME	03/16/2007
17	17	NB DDR2 Interfaces	T9_NAME	03/16/2007
18	18	NB Power 1	T9_NAME	03/16/2007
19	19	NB Power 2	T9_NAME	03/16/2007
20	20	NB Grounds	T9_NAME	03/16/2007
21	21	NB Standard Decoupling	T9_NAME	01/17/2007
22	22	NB Graphics Decoupling	M76_MLB	03/12/2007
23	23	SB Enet, Disk, FSB, LPC	T9_NAME	03/16/2007
24	24	SB PCI, PCIE, DMI, USB	T9_NAME	03/16/2007
25	25	SB Pwr Mgt, GPIO, Clink	T9_NAME	03/16/2007
26	26	SB Power & Ground	T9_NAME	03/16/2007
27	27	SB Decoupling	T9_NAME	01/17/2007
28	28	SB Misc	(T9_MLB)	08/24/2006
29	29	Clock (CK505)	T9_NAME	03/16/2007
30	30	Clock Termination	(MASTER)	08/23/2006
31	31	DDR2 SO-DIMM Connector A	(M59_SYNC)	08/24/2006
32	32	DDR2 SO-DIMM Connector B	(M59_SYNC)	08/24/2006
33	33	Memory Active Termination	(T9_NAME)	11/14/2006
34	34	Left I/O Board Connector	(M59_SYNC)	08/24/2006
35	37	Ethernet (Yukon)	T9_NAME	03/16/2007
36	38	Yukon Power Control	T9_NAME	03/16/2007
37	39	Ethernet Connector	M76_MLB	03/19/2007
38	40	FireWire Link (TSB83AA22)	M76_MLB	03/19/2007
39	41	FireWire PHY (TSB83AA22)	M76_MLB	03/19/2007
40	42	FireWire Port Power	M76_MLB	03/19/2007
41	43	FireWire Ports	M76_MLB	03/19/2007
42	44	PATA Connector	(MASTER)	(MASTER)
43	46	External USB Connector	M88	08/02/2007
44	47	Left Clutch Barrel Interconnect	M87	07/16/2007
45	49	SMC	T9_NAME	01/17/2007

Page	(.csa)	Contents	Sync	Date
46	50	SMC Support	(MASTER)	(MASTER)
47	51	LPC+ Debug Connector	M76_MLB	03/19/2007
48	52	SMBus Connections	(MASTER)	(MASTER)
49	53	Current & Voltage Sensing	M87_MLB	05/22/2007
50	54	Current Sensing	M87_MLB	05/22/2007
51	55	Thermal Sensors	(MASTER)	(MASTER)
52	56	Fan Connectors	M76_MLB	03/19/2007
53	58	ALS Support	M76_MLB	03/19/2007
54	59	Sudden Motion Sensor (SMS)	M76_MLB	03/19/2007
55	61	SPI BootROM	T9_NAME	03/16/2007
56	69	PBus-In & Battery Connectors	(M59_SYNC)	09/09/2006
57	70	Power FETs	M76_MLB	03/19/2007
58	71	IMVP6 CPU VCore Regulator	M76_MLB	01/23/2007
59	73	5V / 3.3V Power Supply	M76_MLB	03/19/2007
60	74	1.25V / 1.05V Power Supply	M76_MLB	03/12/2007
61	75	1.8V DDR2 Supply	M76_MLB	03/19/2007
62	76	1.5V Power Supply	M76_MLB	03/12/2007
63	77	FW PHY Power Supplies	M76_MLB	03/19/2007
64	78	3.425V G3Hot Supply & Power Control	M88	08/02/2007
65	80	NV G84M PCI-E	(MASTER)	(MASTER)
66	81	NV G84M Core/FB Power	(MASTER)	(MASTER)
67	82	NV G84M Frame Buffer I/F	(MASTER)	(MASTER)
68	84	GDDR3 Frame Buffer A (Top)	(MASTER)	(MASTER)
69	85	GDDR3 Frame Buffer B (Top)	(MASTER)	(MASTER)
70	86	NV G84M GPIO/MIO/Misc	(MASTER)	(MASTER)
71	87	GPU Straps	M88	08/02/2007
72	88	NV G84M Video Interfaces	(MASTER)	(MASTER)
73	89	GPU (G84M) Core Supply	M88	08/02/2007
74	90	LVDS Display Connector	(MASTER)	(MASTER)
75	91	GDDR3 Frame Buffer A (Bot)	M88_MLB_VRAM_BOT	06/19/2007
76	92	GDDR3 Frame Buffer B (Bot)	M88_MLB_VRAM_BOT	06/19/2007
77	93	1.8V FB Power Supply	(MASTER)	(MASTER)
78	94	DVI Display Connector	(MASTER)	(MASTER)
79	96	Project Specific Connectors	(M59_SYNC)	08/24/2006
80	100	CPU/FSB Constraints	T9_NAME	01/17/2007
81	101	NB Constraints	T9_NAME	01/17/2007
82	102	Memory Constraints	T9_NAME	01/17/2007
83	103	SB Constraints (1 of 2)	T9_NAME	01/17/2007
84	104	SB Constraints (2 of 2)	T9_NAME	01/17/2007
85	105	Clock & SMC Constraints	T9_NAME	01/17/2007
86	106	FireWire Constraints	T9_NAME	01/17/2007
87	107	GPU (G84M) Constraints	(MASTER)	(MASTER)
88	108	Project Specific Constraints	(MASTER)	(MASTER)
89	109	PCB Rule Definitions	(MASTER)	(MASTER)


Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7413	1	SCHEM, TAUP0, M87	SCH	CRITICAL	
820-2249	1	PCBF, TAUP0, M87	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Wed Dec 12 10:44:22 2007

DIMENSIONS ARE IN MILLIMETERS XX ± _____ X.XX ± _____ X.XXX ± _____ ANGLES ± _____ DO NOT SCALE DRAWING	METRIC				APPLE INC.	
					NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
	DRAFTER	/	DESIGN CK	/	TITLE SCHEM, TAUP0, M87	
	ENG APPD	/	MFG APPD	/		
	QA APPD	/	DESIGNER	/		
RELEASE	/	SCALE NONE				
 THIRD ANGLE PROJECTION	MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-7413		
				REV. 16.0.0 SHT 1 OF 89		

M87 POWER SYSTEM ARCHITECTURE



SIGNAL DELAY TIME

IMVP_VR_ON	99ms
S0PWRGD_OK	200ms
VR_PWRG00D_DELAY	7ms

POWER ON SEQUENCE LIST

PWR/RST STATUS	STEP
G3H POWER ON	01-04
S5 POWER ON	01,05-09
S3 POWER ON	10-13
S0 SYSTEM POWER ON	14-18
S0 CPU POWER ON	17,19-24
PLATFORM, CPU RESET	25-27

STEP 06 (S5 POWER STATUS) TRUTH TABLE

	N0 AC/BATTERY	L(S5 OFF)
BATTERY ONLY	L(S5 OFF)	
ACIN WITH/WITHOUT BATTERY	H(S5 ON)	
BATTERY ONLY, PRESS PWR BUTTON	H(S5 ON)	

Power Block Diagram

SYNC_MASTER=(T9_MLB) SYNC_DATE=08/23/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Power Block Diagram		
SYNC_MASTER=N/A		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	4	89

	APPLE INC.
---	------------

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9089	PCBA, 2.5GHZ, 512SAM_VRAM, M87	M87_COMMON, EEE_Z3G, CPU_2_5GHZ, FB_512_SAMSUNG
630-9091	PCBA, 2.6GHZ, 512SAM_VRAM, M87	M87_COMMON, EEE_Z3J, CPU_2_6GHZ, FB_512_SAMSUNG
630-9088	PCBA, 2.5GHZ, 512HY_VRAM, M87	M87_COMMON, EEE_Z3F, CPU_2_5GHZ, FB_512_HYNIX
630-9090	PCBA, 2.6GHZ, 512HY_VRAM, M87	M87_COMMON, EEE_Z3H, CPU_2_6GHZ, FB_512_HYNIX
630-9213	PCBA, 2.4GHZ, 256SAM_VRAM, M87	M87_COMMON, EEE_ZUP, CPU_2_4GHZ, FB_256_SAMSUNG
630-9238	PCBA, 2.4GHZ, 256HY_VRAM, M87	M87_COMMON, EEE_043, CPU_2_4GHZ, FB_256_HYNIX
630-9286	PCBA, 2.4GHZFUSED, 256SAM_VRAM, M87	M87_COMMON, EEE_0U2, CPU_2_4GHZFUSED, FB_256_SAMSUNG
630-9287	PCBA, 2.4GHZFUSED, 256HY_VRAM, M87	M87_COMMON, EEE_0U3, CPU_2_4GHZFUSED, FB_256_HYNIX

M87 BOM Groups

BOM GROUP	BOM OPTIONS
M87_COMMON	ALTERNATE, COMMON, M87_COMMON1, M87_COMMON2, M87_PROGPARTS
M87_COMMON1	ISL9504B, ONEWIRE_PU, LPCPLUS, SMC_DEBUG_NO
M87_COMMON2	GPUVID_1P13V, P1V8S3_1V8, SMS_M0T_DIS, YUKON_ULTRA, VGA_TERM_CONN
M87_DEBUG	SMC_DEBUG_YES, XDP, XDP_CONN
M87_PROGPARTS	BOOTROM_PROG, SMC_PROG

BOM GROUP	BOM OPTIONS
FB_512_SAMSUNG	VRAM8, VRAM_16M, VRAM_SAMSUNG, VRAM_512_SAMSUNG
FB_512_HYNIX	VRAM8, VRAM_16M, VRAM_HYNIX, VRAM_512_HYNIX
FB_256_SAMSUNG	VRAM4, VRAM_16M, VRAM_SAMSUNG, VRAM_256_SAMSUNG
FB_256_HYNIX	VRAM4, VRAM_16M, VRAM_HYNIX, VRAM_256_HYNIX

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:Z3F]	CRITICAL	EEE_Z3F
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:Z3G]	CRITICAL	EEE_Z3G
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:Z3H]	CRITICAL	EEE_Z3H
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:Z3J]	CRITICAL	EEE_Z3J
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:ZUP]	CRITICAL	EEE_ZUP
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:043]	CRITICAL	EEE_043
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:ZUP]	CRITICAL	EEE_0U2
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:043]	CRITICAL	EEE_0U3

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3560	1	IC, PDC, SR, QS, C0, 2.5G, 35W, 800FSB, 6M, BGA	U1000	CRITICAL	CPU_2_5GHZ
337S3559	1	IC, PDC, SR, QS, C0, 2.6G, 35W, 800FSB, 6M, BGA	U1000	CRITICAL	CPU_2_6GHZ
338S0509	1	IC, GPU, NV G84M, BGA, LOW LEAK	U8000	CRITICAL	
338S0432	1	IC, NB, CRESTLINE, GM, C0, PRQ, 965PM	U1400	CRITICAL	
338S0434	1	IC, SB, ICH8M, B1, PRQ, BGA	U2300	CRITICAL	
353S1651	1	IC, ISL9504B, 2PH IMVP6 REG, PMON, QFN48	U7100	CRITICAL	ISL9504B
359S0130	1	IC, SLG2AP101, LM PWR CLCK GEN, CK505, QFN68	U2900	CRITICAL	
338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	
338S0274	1	IC, SMC, HS8/2116	U4900	CRITICAL	SMC_BLANK
341S2193	1	IC, SMC, DEVELOPMENT, M75	U4900	CRITICAL	SMC_PROG
335S0384	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8	U6100	CRITICAL	BOOTROM_BLANK
341S2192	1	IC, EFI ROM, DEVELOPMENT, M75	U6100	CRITICAL	BOOTROM_PROG
337S3561	1	IC, PDC, SR, ES2, L0, 2.4G, 35W, 800FSB, 3M, BGA	U1000	CRITICAL	CPU_2_4GHZ
337S3576	1	IC, PDC, SR, QS, C0, 2.4G, 35W, 800FSB, 3M, BGA	U1000	CRITICAL	CPU_2_4GHZFUSED

333S0423	8	IC, SGRAM, GDDR3, 16Mx32, 800MHZ, 136 FBGA	U8000, U8000, U8550, U8550, U8550, U8550, U8550, U8550	CRITICAL	VRAM_512_SAMSUNG
333S0424	8	IC, SGRAM, GDDR3, 16Mx32, 900MHZ, 136 FBGA	U8000, U8000, U8550, U8550, U8550, U8550, U8550, U8550	CRITICAL	VRAM_512_HYNIX
333S0423	4	IC, SGRAM, GDDR3, 16Mx32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG
333S0424	4	IC, SGRAM, GDDR3, 16Mx32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX

Part Number

Alternate for Part Number

BOM Option

Ref Des

Comments:

157S0011

157S0030

ALL

E&E alt to TOK/BI-Tech magnetics

152S0476

152S0276

ALL

Inductor alternate

353S1681

353S1294

ALL

TI alt to National

138S0603

138S0602

ALL

Murata alt to Samsung

353S1681

353S1294

ALL

LMV2011, OPAMP, GBW

152S0684

152S0368

ALL

Maglayers alt to Dale/Vishay

152S0683

152S0276

ALL

Maglayers alt to Dale/Vishay

104S0023

104S0018

ALL

Cyntec alt to sense resistor

104S0024

104S0017

ALL

Panasonic alt to FW resistor

BOM Configuration

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE

DRAWING NUMBER

REV.

D

051-7413

15.0.0

SCALE

NONE

SHT

5

OF

89

APPLE INC.

8

7

6

5


4




3

2

1


8		7		6		5		4		3		2		1										
D	PROTO 0.1.0: 04/26/07 -- Design branched from 051-7225-A 04/26/07 -- Clock Termination: Removed support for SLG8LP537 device (GPU_CLK_27M/27MSS muxes, etc) 04/26/07 -- Clock Termination: Added S0-powered AND gate between GPU_PG00D and SLG2AP101 enable pin to eliminate leakage path (rdar://5086613) 04/26/07 -- SB Misc: Removed EXTGPU_RST_L support for resetting the GPU (hardware control only) 04/26/07 -- Power Control: Removed U7858 and R7860. Tied SMC_PM_G2_EN/PM_G2_EN directly to S5 regulators 04/26/07 -- SB Decoupling: Replaced L2700 with 155S0333 for AVL updates 04/26/07 -- FW Port Power: Replaced D4260 with proper symbol (instead of table) 04/30/07 -- FW Port Power: Updated U4210 to 353S1744 for AVL updates 05/01/07 -- Current Sensors: Changed R5425/35/45 to RES_SENSE symbol which implements kelvin sensing without the need for XW shorts 0.1.2: 05/08/07 -- SB Decoupling: Changed C2703 to 138S0578 per Intel recommendations (rdar://5185100) 05/08/07 -- GPU Straps: Stuffed R8728 to put GPU PEG I/F into mobile mode (rdar://5188253) 0.2.0: 05/10/07 -- Thermal Sensors: Added SIGNAL_MODEL=EMPTY properties to thermal sense diff pairs (rdar://5192397) 05/10/07 -- Current Sensors: Added SIGNAL_MODEL=EMPTY properties to current sense diff pairs (rdar://5192397) 0.3.0: 05/14/07 -- Power Control: Added U7858,U7859 to properly enable/disable S5 regulators (rdar://TBD) 05/14/07 -- 5V/3.3V Regulators: Added C7307,C7308 to allow soft-start control of S5 regulators (rdar://TBD) 0.4.0: 05/22/07 -- Power Control: Added C7858 to decouple U7858/59 05/22/07 -- GPU Vcore: Removed Power Control circuitry 05/22/07 -- GPU Straps: Added R8734 to get PCIDEVID3 pullup 0.5.0: 06/06/07 -- GPU FB: Reassigned CS1/BA2 for future memory expansion 06/06/07 -- GPU FB: Changed 22uF, 0805 caps to 10uF, 0603 for future memory expansion 06/06/07 -- GPU FB: Reworked/added FB device Vrefs (with smaller FETs) for future memory expansion 06/06/07 -- Left Clutch I/C: Removed SIM I/F connector 0.6.0: 06/07/07 -- GPU Straps: U8700 changed to TS3V340 only 06/18/07 -- GPU FB: Added support for 1Gb density ICs (added MA<12> and CS1) 06/18/07 -- Left Clutch I/C: Added alternate camera connections (CCP2 I/F) 06/18/07 -- DFM: Added NC nets to allow copper on BGA corner balls (CPU and GPU) 06/19/07 -- GPU FB: Added 4 more 16Mx32 VRAM devices 06/20/07 -- Muxed Gfx: Began removing support for this feature 0.7.0: 06/25/07 -- GPU VCORE: U8900 Changed to IMVP6 06/25/07 -- FB REGULATOR: Added U9300 06/25/07 -- Muxed Gfx: Removed LVDS/BKLT muxes and support 06/25/07 -- Power Fet: Removed 1V8 and 1V25 Fets 06/25/07 -- Current Sense: Removed U5410 NBGfx Sense 06/25/07 -- Regulators: Changed Q7320,Q7360,Q7410,Q7460,Q7620 to SI7110N 0.8.0: 06/27/07 -- Power Fet: Removed 1v8 S0 Fet, cleaned up aliasing 0.9.0: 06/27/07 -- Current Sense: Added 1v8 FB current sense 06/27/07 -- GPU VCORE: Added additional High side Input Cap 0.10.0: 06/27/07 -- MUX Gfx: Delete GPU PG00D Monitor 0.11.0: 06/27/07 -- Aliasing:Cleanup 06/27/07 -- BOM: Changed BOM option table for M87 0.12.0: 07/02/07 -- Power CTL:Added 1.25 PG00D/3V3 GPU EN,Moved 1V8_S3 to pgood chain 07/02/07 -- LCC: Added Camera/MIC pins 07/02/07 -- DVI: Removed SB Hotplug Detect support(muxed gfx) 0.13.0: 07/05/07 -- Aliasing: Moved pages back in sync with T9, aliasing now on separate page 07/05/07 -- Regulators: Changed L7100,L7101 to 4mm 152S0433 1.2.0: 08/02/07 -- USB: Change to active enable USB ports 08/02/07 -- Regulators: Changed U8900 to use VID instead of Feedback resistors															D								
	EVT 4.1.0: 08/09/07 -- Current Sense: Change Q5322 TO FDN337 to accommodate TH1H 08/09/07 -- Ethernet: Change T3900,T3901 to 157S0053 5.1.0: 08/13/07 -- Regulators: Change GPUVCORE VID pullup/pulldowns to 2.2K																C							
	DVT 10.0.0: 09/21/07 -- BOM OPTION: Add 2.4Ghz 256MB VRAM Config, change 2.5Ghz Conifgs to 512MB VRAM																	C						
																			B					
																				B				
																					A			
																						A		
																							A	
																								A
															A									
																A								
																	A							
																		A						
																			A					
																				A				
																					A			
																						A		
																							A	
																								A
															A									
																A								
																	A							
																		A						
																			A					
																				A				
																					A			
																						A		
																							A	
																								A
															A									
																A								
																	A							
																		A						
																			A					
																				A				
																					A			
																						A		
																							A	
																								A
															A									
																A								
																	A							
																		A						
																			A					
																				A				
																					A			
																						A		
																							A	
																								A
															A									
																A								
																	A							
																		A						
																			A					
																				A				
																					A			
																						A		
																							A	
																								A
															A									
																A								
																	A							
																		A						
																			A					
																				A				
																					A			
																						A		
																							A	
																								A
															A									
																A								
																	A							
																		A						
																			A					
																				A				
																					A			
																						A		
																							A	
																								A
															A									
																A								
																	A							
																		A						
																			A					
																				A				
																					A			
																						A		
																							A	
																								A
															A									
																A								
																	A							
																		A						
																			A					
																				A				
																					A			
																						A		
																							A	
																								A
															A									
																A								
																	A							
																		A						
																			A					
																				A				
																					A			
																						A		
																							A	
																								A
															A									
																A								
																	A							
																		A						
																			A					
																				A				
																					A			
																						A		
																							A	
																								A
															A									
																A								
																	A							
																		A						
																			A					
																				A				
																					A			
																						A		
																							A	
																								A
															A									
																A								
																	A							
																		A						
																			A					
																				A				
																					A			
																						A		
																							A	
																								A
															A									
																A								
																	A							
																		A						
																			A					
																				A				
																					A			
																						A		
																							A	
																								A
															A									
																A								
																	A							
																		A						
																			A					
																				A				
																					A			





Signal Aliases		
SYNC_MASTER=(T9_MLB)		SYNC_DATE=08/23/2006
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

Apple Inc.	SIZE	DRAWING NUMBER	REV.
	D	051-7413	15.0.0
SCALE		SHT	OF
NONE		9	89



(CPU CORE POWER)

=PPVCORE S0 CPU_8 11 12 49

Standard Voltage:

- 44.0 A (Design Target)
- 41.0 A (HFM)
- 30.4 A (LFM)
- 25.5 A (SuperLFM)
- 27.4 A (Auto-Halt/Stop-Grant HFM)
- 17.0 A (Auto-Halt/Stop-Grant SuperLFM)
- 27.4 A (Sleep HFM)
- 16.8 A (Sleep SuperLFM)
- 25.0 A (Deep Sleep HFM)
- 16.0 A (Deep Sleep SuperLFM)
- 11.5 A (Deeper Sleep)
- 9.4 A (Enhanced Deeper Sleep)

Low Voltage:

- 23.0 A (Design Target)
- 21.0 A (HFM)
- 18.7 A (LFM)
- TBD A (SuperLFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant SuperLFM)
- TBD A (Sleep HFM)
- TBD A (Sleep SuperLFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep SuperLFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

Ultra Low Voltage:

- 17.0 A (Design Target)
- TBD A (HFM)
- TBD A (LFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant LFM)
- TBD A (Sleep HFM)
- TBD A (Sleep LFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep LFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

(CPU IO POWER 1.05V)

=PP1V05 S0 CPU_8 10 12 13

- 4500 mA (before VCC stable)
- 2500 mA (after VCC stable)

(CPU INTERNAL PLL POWER 1.5V)

=PP1V5 S0 CPU_8 12

- 130 mA

- VID0 AD6 CPU VID<0>
- VID1 AF5 CPU VID<1>
- VID2 AE5 CPU VID<2>
- VID3 AF4 CPU VID<3>
- VID4 AE3 CPU VID<4>
- VID5 AF3 CPU VID<5>
- VID6 AE2 CPU VID<6>

VCCSENSE AF7 CPU VCCSENSE P

VSSSENSE AE7 CPU VCCSENSE N

=PPVCORE S0 CPU_8 11 12 49

R1100
100
1%
10W
0603

PLACEMENT_NOTE=Place within 1 inch of CPU, no stub.

R1101
100
1%
10W
0603

PLACEMENT_NOTE=Place within 1 inch of CPU, no stub.

CPU Power & Ground

SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	11	89



eXtended Debug Port (XDP)

SYNC_MASTER=T9_NOME SYNC_DATE=12/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	13	89



D

C

B

A

LVDS Disable

Can leave all signals NC if LVDS is not implemented.
Tie VCC_TX_LVDS and VCCA_LVDS to GND.

If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

Note: SR DG says to tie LVDS_VREFH/L to GND. This causes a glitch during wake-up on LVDS DATA/CLK pairs. New recommendation is to float both signals, see Radar #5067636.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.


CRT & TV-Out Disable

Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TV0_IREF to GND.
Can tie the following rails to GND:
VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above.
Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
Tie VCCA_DPLLA and VCCA_DPLLB to VCC (VCore).
Tie VCC_AXG and VCC_AXG_NCTF to GND.
Leave GFX_VID<3..0> and GFX_VR_EN as NC.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces

SYNC_MASTER=T9_NAME SYNC_DATE=03/16/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	15	89



NB Misc Interfaces

SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART







Current numbers from Crestline EDS, doc #21749.

NB Power 2

SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7413	REV. 15.0.0
	SCALE NONE	SHT 19	OF 89





NB Standard Decoupling

SYNC_MASTER=T9_NOME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 051-7413		REV. 15.0.0
	SCALE NONE	SHT 21	OF 89



APPLE INC.

Crestline LVDS Strapping



Layout Note:
These 2 caps should be
within 6.35 mm of NB edge

```

15  LVDS_DDC_CLK
15  LVDS_DDC_DATA
13  LVDS_CTRL_CLK
13  LVDS_CTRL_DATA
15  =CRT_RED
15  =CRT_RED_L
15  =CRT_GREEN
15  =CRT_GREEN_L
15  =CRT_BLUE
15  =CRT_BLUE_L
15  =CRT_HSYNC_R
15  =CRT_VSYNC_R
15  =CRT_TVO_IREF
15  =TV_A_DAC
15  =TV_A_RTN
15  =TV_B_DAC
15  =TV_B_RTN
15  =TV_C_DAC
15  =TV_C_RTN
15  CRT_DDC_CLK
15  CRT_DDC_DATA
15  SDVO_CTRLCLK
15  SDVO_CTRLDATA
15  TV_DCONSEL<0>
15  TV_DCONSEL<1>
16  =NB_CLK96M_DOT_N
16  =NB_CLK96M_DOT_P
16  =NB_CLK100M_DPLLSS_P
16  =NB_CLK100M_DPLLSS_N

```

Pin	Signal	IO	Power
1	GND	NC	VSSA
2	LVDS	NC	NC
3	PP1V8	S0	NC
4	PP1V25	S0	NC
5	PP1V25	S0	NC
6	PP1V25	S0	NC
7	PP1V25	S0	NC
8	PP1V25	S0	NC
9	PP1V25	S0	NC
10	PP1V25	S0	NC
11	PP1V25	S0	NC
12	PP1V25	S0	NC
13	PP1V25	S0	NC
14	PP1V25	S0	NC
15	PP1V25	S0	NC
16	PP1V25	S0	NC
17	PP1V25	S0	NC
18	PP1V25	S0	NC
19	PP1V25	S0	NC
20	PP1V25	S0	NC
21	PP1V25	S0	NC
22	PP1V25	S0	NC
23	PP1V25	S0	NC
24	PP1V25	S0	NC
25	PP1V25	S0	NC
26	PP1V25	S0	NC
27	PP1V25	S0	NC
28	PP1V25	S0	NC
29	PP1V25	S0	NC
30	PP1V25	S0	NC
31	PP1V25	S0	NC
32	PP1V25	S0	NC
33	PP1V25	S0	NC
34	PP1V25	S0	NC
35	PP1V25	S0	NC
36	PP1V25	S0	NC
37	PP1V25	S0	NC
38	PP1V25	S0	NC
39	PP1V25	S0	NC
40	PP1V25	S0	NC
41	PP1V25	S0	NC
42	PP1V25	S0	NC
43	PP1V25	S0	NC
44	PP1V25	S0	NC
45	PP1V25	S0	NC
46	PP1V25	S0	NC
47	PP1V25	S0	NC
48	PP1V25	S0	NC
49	PP1V25	S0	NC
50	PP1V25	S0	NC
51	PP1V25	S0	NC
52	PP1V25	S0	NC
53	PP1V25	S0	NC
54	PP1V25	S0	NC
55	PP1V25	S0	NC
56	PP1V25	S0	NC
57	PP1V25	S0	NC
58	PP1V25	S0	NC
59	PP1V25	S0	NC
60	PP1V25	S0	NC
61	PP1V25	S0	NC
62	PP1V25	S0	NC
63	PP1V25	S0	NC
64	PP1V25	S0	NC
65	PP1V25	S0	NC
66	PP1V25	S0	NC
67	PP1V25	S0	NC
68	PP1V25	S0	NC
69	PP1V25	S0	NC
70	PP1V25	S0	NC
71	PP1V25	S0	NC
72	PP1V25	S0	NC
73	PP1V25	S0	NC
74	PP1V25	S0	NC
75	PP1V25	S0	NC
76	PP1V25	S0	NC
77	PP1V25	S0	NC
78	PP1V25	S0	NC
79	PP1V25	S0	NC
80	PP1V25	S0	NC
81	PP1V25	S0	NC
82	PP1V25	S0	NC
83	PP1V25	S0	NC
84	PP1V25	S0	NC
85	PP1V25	S0	NC
86	PP1V25	S0	NC
87	PP1V25	S0	NC
88	PP1V25	S0	NC
89	PP1V25	S0	NC
90	PP1V25	S0	NC
91	PP1V25	S0	NC
92	PP1V25	S0	NC
93	PP1V25	S0	NC
94	PP1V25	S0	NC
95	PP1V25	S0	NC
96	PP1V25	S0	NC
97	PP1V25	S0	NC
98	PP1V25	S0	NC
99	PP1V25	S0	NC
100	PP1V25	S0	NC
101	PP1V25	S0	NC
102	PP1V25		

15	<u>LVDS BKLT CTL</u>	<u>NC LVDS BKLT CTL</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>LVDS BKLT EN</u>	<u>NC LVDS BKLT EN</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>LVDS VDD EN</u>	<u>NC LVDS VDD EN</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS IBG</u>	<u>NC LVDS IBG</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>TP LVDS VBG</u>	<u>NC LVDS VBG</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS A CLK N</u>	<u>NC LVDS A CLK N</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>LVDS A CLK P</u>	<u>NC LVDS A CLK P</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS B CLK N</u>	<u>NC LVDS B CLK N</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>LVDS B CLK P</u>	<u>NC LVDS B CLK P</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>LVDS A DATA N<0></u>	<u>NC LVDS A DATAN<0></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS A DATA N<1></u>	<u>NC LVDS A DATAN<1></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS A DATA N<2></u>	<u>NC LVDS A DATAN<2></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>LVDS A DATA P<0></u>	<u>NC LVDS A DATAP<0></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS A DATA P<1></u>	<u>NC LVDS A DATAP<1></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>LVDS A DATA P<2></u>	<u>NC LVDS A DATAP<2></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>LVDS B DATA N<0></u>	<u>NC LVDS B DATAN<0></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS B DATA N<1></u>	<u>NC LVDS B DATAN<1></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>LVDS B DATA N<2></u>	<u>NC LVDS B DATAN<2></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS B DATA P<0></u>	<u>NC LVDS B DATAP<0></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>LVDS B DATA P<1></u>	<u>NC LVDS B DATAP<1></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS B DATA P<2></u>	<u>NC LVDS B DATAP<2></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>TP LVDS VREFH</u>	<u>NC LVDS VREFH</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>TP LVDS VREFL</u>	<u>NC LVDS VREFL</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
16	<u>GFX VID<1></u>	<u>TP GFX VID<1></u>
		MAKE_BASE=TRUE
16	<u>GFX VID<2></u>	<u>TP GFX VID<2></u>
		MAKE_BASE=TRUE
16	<u>GFX VID<3></u>	<u>TP GFX VID<3></u>
		MAKE_BASE=TRUE
16	<u>GFX VID<4></u>	<u>TP GFX VID<4></u>
		MAKE_BASE=TRUE
16	<u>=GFX VR EN</u>	<u>TP GFX VR EN</u>
		MAKE_BASE=TRUE

Current numbers from Crestline EDS Addendum, doc #20127.

NB Graphics Decoupling

SYNC_MASTER=M76_MLB	SYNC_DATE=03/12/2007
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.

SIZE D	DRAWING NUMBER 051-7413	REV. 15.0.0
SCALE NONE	SHT 22	OF 89



HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDs
HDA_SDOUT	INTEGRATED PD
ACZ_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC

SYNC_MASTER=T9_NAME SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	23	89



NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1
If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.

SB BOOT BIOS SELECT

I/F	GNT0#
LPC	1
SPI	0

NOTE: GNT0# HAS INT PU; ENABLED ONLY WHEN PCIRST#=0 AND PWROK=H
SPI_CS1# HAS INT PU (NOMINAL=20K, SIMULATION=15K-35K)

SB PCI, PCIe, DMI, USB

SYNC_MASTER=T9_NAME

SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE: NONE


D

DRAWING NUMBER: 051-7413

SHT: 24

OF: 89

REV.: 15.0.0



NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.

NOTE: DPRSLPVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION
PM_LAN_ENABLE must remain deasserted until VccCL3_3, VccLAN3_3 and VccLAN1_05 have been up for at least 1ms.

SB Pwr Mgt, GPIO, Clink

SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	25	89














SB Decoupling		
SYNC_MASTER=T9_NAME		SYNC_DATE=01/17/2007
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7413	15.0.0
SCALE		SHT	OF
NONE		27	89



NOTE: R2800 and D2805 form the double-fault protection for RTC battery.



SYNC_MASTER=(T9_MLB)	SYNC_DATE=08/24/2006
----------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D	DRAWING NUMBER 051-7413	REV. 15.0.0
SCALE NONE	SHT 28	OF 89



FS_C	FS_B	FS_A	CPU Mhz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-
1	27M	27M w/SS	SRC_0+	SRC_0-

(For Internal Graphics)
(For External Graphics)

- > From ICH
 - > CPU Host Clock (FSB/4)
 - > GMCH Host Clock (FSB/4)
 - > ITP/XDP Host Clock (FSB/4)
 - > GMCH Display PLL B 100MHz (Int GFX)
 - > GPU PCIe 100MHz (Ext GFX)
 - > ICH DMI/PCIe 100MHz
 - > ExpressCard / Spare 100MHz
 - > ICH SATA 100MHz
 - > GMCH DMI/PCIe 100MHz
 - > PCIe Mini Card (AirPort) 100MHz
 - > Spare 100MHz
 - > Yukon PCIe 100MHz
 - > GMCH Display PLL A 96MHz (Int GFX)
 - > (Or 27MHz Spread & Non-Spread for Ext GFX)
- From ICH
- ICH USB/Audio 48MHz
ICH SIO/LPC/REF 14.318MHz
TP or GPU PG00D

Clock (CK505)

SYNC_MASTER=T9_NAME SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D


C


B

A

(Only 100-200MHz supported by
SLG8LP536 and CY28545-5)

(Note: HOST/SRC/GFX clock termination removed. Silago SL8GLP536 or equiv. support only)





Page Notes

Power aliases required by this page:
- =PP1V8_S3M_MEM_A
- =PP0V9_S3M_MEM_DIMMVREFA
- =PPSPD_S0M_MEM_A (2.5V - 3.3V)


Signal aliases required by this page:
- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:
(NONE)

"Factory" (thru-hole) slot

DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	31	89



Page Notes

Power aliases required by this page:
- =PP1V8_S3M_MEM_B
- =PP0V9_S3M_MEM_DIMMVREFB
- =PPSPD_S0M_MEM_B (2.5V - 3.3V)


Signal aliases required by this page:
- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA

BOM options provided by this page:
(NONE)

"Expansion" (surface-mount) slot

DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	32	89



Memory Active Termination

SYNC_MASTER=(T9_NOME) SYNC_DATE=11/14/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE

NONE

SHT


33

OF

89

Left I/O Board Connector

(Output to LIO)
(Input from LIO)
(Output to LIO)



Left I/O Board Connector

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	34	89


Page Notes

Power aliases required by this page:
- =PP3V3_ENET_PHY (EC / Ultra)
- =PP1V8R2V5_ENET_PHY (2.5V / 1.8V)
- =YUKON_EC_PP2V5_ENET (2.5V / GND)
- =PP1V2_ENET_PHY

Signal aliases required by this page:
- =ENET_CLKREQ_L (NC/TP for Yukon EC)
- =ENET_VMAIN_AVLBL (See note by pin)

BOM options provided by this page:
YUKON_EC - Selects Yukon EC RSET value.
YUKON_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.



D

C

B



CRITICAL

NOTE: S3 term is guaranteed by FET & pull-up source, MUST BE S3 RAIL.


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0363	1	RES, 31.6K, 1%, 1/16W, 402, LF	R3855		YUKON_EC

SCALE	SHT	OF
NONE	36	89

```
Power aliases required by this page:
- =GND_CHASSIS_ENET
```

```
Signal aliases required by this page:
(NONE)
```

```
BOM options provided by this page:
(NONE)
```



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
157S0053	2	XFMR, ISO, HALF-PORT, 1000T, 16P, SMD, 2MM	T3900, T3901	CRITICAL	


SYNC_MASTER=M76_MLB	SYNC_DATE=03/19/2007
---------------------	----------------------

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

	SIZE	DRAWING NUMBER
--	------	----------------



SIZE D	DRAWING NUMBER 051-7413	REV. 15.0.0
SCALE NONE	SHT 37	OF 89



FireWire Link (TSB83AA22)

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	38	89

Page Notes


Power aliases required by this page:
- =PPBUS_S5_FWPWSW (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
- FW_PORT_FAULT_PU

FireWire Port Power Switch



Current Limit/Active Late-VG Protection

Late-VG Event Detection



Current Limits
0.020 ohm => 2.4A
0.025 ohm => 2A
0.030 ohm => 1.66A (Ideal)
0.033 ohm => 1.5A

MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

FireWire Port Power

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	40	89

Page Notes

Power aliases required by this page:

- =PPVP_FW_PORT0
- =PPVP_FW_PORT1
- =PP3V3_FW_LATEVG
- =GND_CHASSIS_FW_PORT0L
- =GND_CHASSIS_FW_PORT0U
- =GND_CHASSIS_FW_PORT1
- =GND_CHASSIS_FW_EMI_R

Signal aliases required by this page:
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

FireWire PHY Config Straps

Configures PHY for:

- 2-port Portable Power Class (4)
- Port "0" Data-Strobe only (1394A)
- Port "1" Bilingual (1394B)

Termination

Place close to FireWire PHY

TI PHYS require 1uF even though FW spec calls out 0.33uF

Cable Power

CRITICAL Note: Trace PPVP_FW_PORT0 must handle up to 5A

"Snapback" & "Late VG" Protection

PORT 0

1394A
CRITICAL J4300
1394A F-RT-TH-LF

TP0 (TPA+)
TP0# (TPA-)
TPI (TPB+)
TPI# (TPB-)
VP
VGND

514-0255

Cable Power

CRITICAL L4310 Note: Trace PPVP_FW_PORT1 must handle up to 5A

"Snapback" & "Late VG" Protection

PORT 1 BILINGUAL

CRITICAL J4310
1394B-UG31903 F-RT-SM-I

TPB-<
TPB<R>
TPB+
VP
NC
VG
TPA-<
TPA<R>
TPA+

OUTPUT
INPUT

514S0133

AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b V1.33

Late-VG Protection Power

ESD and late-VG rail for snap-back diodes (Common to all ports)

PP2V4_FWLATEVG needs to be biased to at least 2.1V for FW signal integrity and should be biased to 2.4V for margin R4390 should be 390 Ohms max for a 3.3V rail

FireWire Ports

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D DRAWING NUMBER 051-7413 REV. 15.0.0

SCALE NONE SHT 41 OF 89

APPLE INC.

1394b implementation based on Apple
FireWire Design Guide (FWDG 0.6, 5/14/03)

39 8 =PP3V3 FW PHY
39 =FWPHY PC0
39 =FWPHY DS0
39 =FWPHY DS1

TI PHYs require 1uF even though FW spec calls out 0.33uF

FW 1 TPBIAS
FW 0 TPBIAS

1 C4350
1uF
10%
6.3V
CERM
402

1 C4360
1uF
10%
6.3V
CERM
402

CRITICAL
L4360
18NH-250MA

CRITICAL
L4361
18NH-250MA

FW B TPA L P
FW B TPA L N

FW 0 TPA P
FW 0 TPA N
FW 0 TPB P
FW 0 TPB N
FW 1 TPA P
FW 1 TPA N
FW 1 TPB P
FW 1 TPB N

FW PORT0 TPA P
FW PORT0 TPA N
FW PORT0 TPB P
FW PORT0 TPB N
FW PORT1 TPA P
FW PORT1 TPA N
FW PORT1 TPB P
FW PORT1 TPB N

SIGNAL_MODEL=EMPTY
SIGNAL_MODEL=EMPTY

FW B TPB L N
FW B TPB L P

FW PORT0 TPB C
FW PORT1 TPB C

1 C4354
220pF
56.2
2 CERM
402

1 C4364
220pF
56.2
2 CERM
402

1 R4352
56.2
1%
MF
402

1 R4353
56.2
1%
MF
402

1 R4362
56.2
1%
MF
402

1 R4363
56.2
1%
MF
402

1 R4350
56.2
1%
MF
402

1 R4351
56.2
1%
MF
402

1 R4360
56.2
1%
MF
402

1 R4361
56.2
1%
MF
402

PP3V3_FW_LATEVG

R4390

3.32

1 2

1.16

ME 1F

402

PP2V4_FW_LATEVG

40 41

MIN. NECK WIDTH=8.28

VOLTAGE=2.4V

CRITICAL

D4390

ESD and late-VG rail for snap-back diodes (Common to all ports)

MMBZ5227B

SOT23

3 1

TEVG needs to be biased at 2.1V for FW signal integrity

late-VG needs to be biased to 2.4V for margin

Resistor should be 390 Ohms max for a 3.3V rail

"Snapback" & "Late VG" Protection

CRITICAL L4310 Note: Trace PPVP_FW_PORT1 must handle up to 5A

PP2V4_FW_LATEVG

PPVP_FW_PORT1

FW_PORT1_TPBN

FW_PORT1_TBP

FW_PORT1_TPA

FW_PORT1_TPB

DP4310 BAV99DW-X-F

C4310 0.01uF

C4311 0.01uF

C4312 0.01uF

C4313 0.01uF

C4319 0.1uF

PLACEMENT_NOTE=Place C4319 close to connector pin 5.

PORT 1 BILINGUAL CRITICAL J4310 1394B-UG1903

TPB-<R> OUTPUT

TPB+

VP

NC

VG

TPA-

TPA<R> INPUT

TPA+


514S0133

AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b V1.33

SIZE D	DRAWING NUMBER 051-7413	REV. 15.0.0
SCALE NONE	SHT 41	OF 89



IDE (ODD) Connector

Unused SATA Ports

- SATA B R2D C P == TP SATA B R2DP
- SATA B R2D C N == TP SATA B R2DN
- SATA B D2R P == TP SATA B D2RP
- SATA B D2R N == TP SATA B D2RN
- SATA C R2D C P == TP SATA C R2DP
- SATA C R2D C N == TP SATA C R2DN
- SATA C D2R P == TP SATA C D2RP
- SATA C D2R N == TP SATA C D2RN

- SATA RBIAS P == SATA RBIAS
- SATA RBIAS N == MAKE_BASE=TRUE

Placement note
Place within 12.7mm
from ball of SB

PATA Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	42	89

D

C

B

A


D

C


B

A


Port Power Switch



Right USB Port



USB/SMC Debug Mux



External USB Connector

SYNC_MASTER=M88 SYNC_DATE=08/02/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	43	89



Left Clutch Barrel Interconnect
SYNC_MASTER=M87 SYNC_DATE=07/16/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE D	DRAWING NUMBER 051-7413	REV. 15.0.0
	SCALE NONE	SHT 44	OF 89




SMC Reset "Button" / Brownout Detect



SMC Crystal Circuit Debug Power "Button"




SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1381	353S1278		ALL	Intersil ISL6002-33


System (Sleep) LED Circuit



SMC_FAN_2_CTL	=	TP_SMC_FAN_2_CTL
SMC_FAN_2_TACH	=	TP_SMC_FAN_2_TACH
SMC_FAN_3_CTL	=	TP_SMC_FAN_3_CTL
SMC_FAN_3_TACH	=	TP_SMC_FAN_3_TACH
SMC_GFX_OVERTEMP_L	=	TP_SMC_GFX_OVERTEMP_L
SMC_GFX_THROTTLE_L	=	TP_SMC_GFX_THROTTLE_L
SMC_BATT_VSET	=	TP_SMC_BATT_VSET
SMC_SYS_VSET	=	TP_SMC_SYS_VSET
SMC_P14	=	TP_SMC_P14
SMC_P20	=	TP_SMC_P20
SMC_P21	=	TP_SMC_P21
SMC_P22	=	TP_SMC_P22
SMC_P23	=	TP_SMC_P23
SMC_P26	=	TP_SMC_P26
SMC_P27	=	TP_SMC_P27
SMC_P43	=	TP_SMC_P43
SMC_P44	=	TP_SMC_P44
SMC_P46	=	TP_SMC_P46
SMC_P62	=	TP_SMC_P62
SMC_P63	=	TP_SMC_P63
SMC_P64	=	TP_SMC_P64
SMC_P81	=	TP_SMC_P81
SMC_PF0	=	TP_SMC_PF0
SMC_PF1	=	TP_SMC_PF1


SMC_EXCARD_OC_L	=	EXCARD_OC_L
SMC_SUS_CLK	=	SUS_CLK_SB
SMC_P45	=	SMC_ENRGYSTR_LDO_EN

LAN PWRGD Circuit




S5 Rail PWRGD Circuit

Reports when 5V S5 and 3.3V S5 are in regulation



SMC FSB to 3.3V Level Shifting



SMC_PA0	=	R5091
SMC_PA1	=	R5092
SMC_PB0	=	R5093
SMC_ONOFF_L	=	R5070
SMC_LID	=	R5071
SMC_FWE	=	R5072
SMC_TX_L	=	R5073
SMC_RX_L	=	R5074
SMC_P67	=	R5094
SMC_PF3	=	R5081
SMC_PG0	=	R5096
SMC_PH4	=	R5082

SMC_BATT_TRICKLE_EN_L	=	R5083
SMC_BATT_CHG_EN	=	R5084
SMC_ADAPTER_EN	=	R5085
SMC_CASE_OPEN	=	R5086
SMC_BC_ACOK	=	R5087
SMC_EXCARD_CP	=	R5088
PM_SUS_STAT_L	=	R5089
PM_SLP_S5_L	=	R5090

SMC Support

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE


NONE

SHT

46

OF

89



LPC+ Debug Connector

SYNC_MASTER=M76_MLB

SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7413	15.0.0
SCALE		SHT	OF
NONE		47	89



GPU VCore Current Sense

Current Sensing
SYNC_MASTER=M87_MLB SYNC_DATE=05/22/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

The schematic diagram illustrates the electrical connections for the U5570 sensor module. Key components and connections include:

- Power and Ground:** The module is powered by a 3.3V supply (PP3V3 S0 CPUTHMSNS) and ground (GND). A 10K pull-up resistor (R5572) is connected to the I2C SDA line.
- Temperature Sensors:**
 - TC0D (CPU THERMD P):** Connected to pin 1 (THERM*) of the U5570 module. A 470PF capacitor (C5580) is connected between pins 1 and 2 (TSSOP).
 - Th2H (CPU THERMD N):** Connected to pin 2 (THERM*) of the U5570 module. A 470PF capacitor (C5580) is connected between pins 1 and 2 (TSSOP).
- I2C Communication:**
 - SDA:** Connected to pin 9 (SMDATA) of the U5570 module.
 - SCL:** Connected to pin 10 (SMCLK) of the U5570 module.
- Other Connections:**
 - CPUTHMSNS D2 P:** Connected to pin 3 (DN1) of the U5570 module.
 - CPUTHMSNS D2 N:** Connected to pin 4 (DN2) of the U5570 module.
 - CPUTHMSNS THM L:** Connected to pin 7 (THERM*) of the U5570 module.
 - CPUTHMSNS ALERT L:** Connected to pin 8 (THERM*) of the U5570 module.

26	BI	=NB	TDB	FORCE	---
26	BI	=NB	TDB	SENSE	---
26	BI	=NB	TDE	SENSE	---
26	BI	=NB	TDE	FORCE	---


The schematic diagram illustrates the BMC board layout for two versions: (Th1H) and (TG0H). The diagram includes the following components and notes:


- (Th1H) Placement note:** Place on left side of fan cutout.
- (TG0H) Placement note:** Place near GPU.
- CRITICAL** components: J5510, J5520, 518S0487.
- Components:**
 - Capacitors: C5510, C5511, C5520, C5521, C5500.
 - Resistors: R5500, R5501, R5502.
 - IC: U5500 (EMC1403-1-AIZL).
- Placement notes:**
 - Keep 2 caps as close to connectors as possible.
 - Keep 2 caps as close to IC pins as possible.

[illegible]

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7413		15.0.0
	SCALE	SHT	OF	
	NONE	51	89	







ALS Support

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7413	15.0.0
SCALE		SHT	OF
NONE		53	89



SPI BootROM		
SYNC_MASTER=T9_NOME		SYNC_DATE=03/16/2007
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SCALE NONE	SIZE D	DRAWING NUMBER 051-7413
	SHT 55	OF 89
REV. 15.0.0		

	APPLE INC.



PBus-In & Battery Connectors

SYNC_MASTER=(M59_SYNC) SYNC_DATE=09/09/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE


NONE

SHT

56

OF

89



Power FETs

SYNC_MASTER=M76_MLB

SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	D	051-7413	
SHT		OF	REV.
NONE		57	15.0.0



APPLE INC.



DPRSLPVR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	0	0	1-Phase DCM

IMVP6 VID<6>	43
IMVP6 VID<5>	42
IMVP6 VID<4>	41
IMVP6 VID<3>	40
IMVP6 VID<2>	39
IMVP6 VID<1>	38
IMVP6 VID<0>	37

VR_PWRGD_CLKEN_L	48
IMVP_VR_ON_R	47
VR_PWRGOOD_DELAY	44
IMVP6_VR_TT_L	5
IMVP6_NTC	6
(GND_IMVP6_SGND)	7
IMVP6_SOFT	7

IMVP6_FB2	12
IMVP6_FB	11
IMVP6_COMP	10
IMVP6_VW	9

IMVP6_COMP_RC	1
IMVP6_VW	1
IMVP6_COMP	1

IMVP6_VW	1
IMVP6_COMP	1

IMVP6_OCSET	1
IMVP6_VO	1
IMVP6_DROOP	1
IMVP6_DFB	1
IMVP6_SOFT	1
IMVP6_RBIAS	1
IMVP6_VDIFF	1
IMVP6_FB2	1
IMVP6_FB	1
IMVP6_COMP	1
IMVP6_VW	1

IMVP6_PHASE1	1
IMVP6_BOOT1	1
IMVP6_UGATE1	1
IMVP6_LGATE1	1
IMVP6_ISEN1	1
IMVP6_VSUM1	1
IMVP6_VO1	1
IMVP6_VSEN_P	1

IMVP6_BOOT1	36
IMVP6_BOOT2	26
IMVP6_UGATE1	35
IMVP6_PHASE1	34
IMVP6_LGATE1	32
(GND)	33
IMVP6_ISEN1	24
IMVP6_UGATE2	27
IMVP6_PHASE2	28
IMVP6_LGATE2	30
(GND)	29
IMVP6_ISEN2	23
IMVP6_VSUM	19
IMVP6_OCSET	8
IMVP6_VO	16
IMVP6_DROOP	18
IMVP6_DFB	17
IMVP6_VSEN	14
TPAD	49
GND	21

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_BOOT1	36
IMVP6_BOOT2	26
IMVP6_UGATE1	35
IMVP6_PHASE1	34
IMVP6_LGATE1	32
(GND)	33
IMVP6_ISEN1	24
IMVP6_UGATE2	27
IMVP6_PHASE2	28
IMVP6_LGATE2	30
(GND)	29
IMVP6_ISEN2	23
IMVP6_VSUM	19
IMVP6_OCSET	8
IMVP6_VO	16
IMVP6_DROOP	18
IMVP6_DFB	17
IMVP6_VSEN	14
TPAD	49
GND	21

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_BOOT1	36
IMVP6_BOOT2	26
IMVP6_UGATE1	35
IMVP6_PHASE1	34
IMVP6_LGATE1	32
(GND)	33
IMVP6_ISEN1	24
IMVP6_UGATE2	27
IMVP6_PHASE2	28
IMVP6_LGATE2	30
(GND)	29
IMVP6_ISEN2	23
IMVP6_VSUM	19
IMVP6_OCSET	8
IMVP6_VO	16
IMVP6_DROOP	18
IMVP6_DFB	17
IMVP6_VSEN	14
TPAD	49
GND	21

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_BOOT1	36
IMVP6_BOOT2	26
IMVP6_UGATE1	35
IMVP6_PHASE1	34
IMVP6_LGATE1	32
(GND)	33
IMVP6_ISEN1	24
IMVP6_UGATE2	27
IMVP6_PHASE2	28
IMVP6_LGATE2	30
(GND)	29
IMVP6_ISEN2	23
IMVP6_VSUM	19
IMVP6_OCSET	8
IMVP6_VO	16
IMVP6_DROOP	18
IMVP6_DFB	17
IMVP6_VSEN	14
TPAD	49
GND	21

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6_VSEN_P	1
IMVP6_VSEN_N	1
IMVP6_VSEN_P	1
IMVP6_VSEN_N	1

IMVP6 CPU VCore Regulator

SYNC_MASTER=M76_MLB SYNC_DATE=01/23/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	58	89



NOTE: EN5 can float or tie to VIN for automatic 5V LD0 enable
EN3 can float or tie to VREG5 for automatic 3.3V LD0 enable
When both are low TPS51120 VIN current drops from 100-150uA to 10-20uA.

5V / 3.3V Power Supply

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	59	89



1.25V / 1.05V Power Supply

SYNC_MASTER=M76_MLB SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	60	89



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0346	1	RES,MTL FILM,21.5K,1%,0402,SM,LF	R7520	CRITICAL	P1V8S3_1V825

1.8V DDR2 Supply

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D


DRAWING NUMBER
051-7413

REV.
15.0.0

SCALE
NONE

SHT
61

OF
89



1.5V Power Supply

SYNC_MASTER=M76_MLB

SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7413	15.0.0
SCALE	SHT	OF	
NONE	62	89	

3.3V FW PHY Supply



1.95V FW PHY Supply



FW PHY Power Supplies

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE

NONE

SHT

63

OF

89

Power Control Signals

3.425V "G3Hot" Supply

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

Supply needs to guarantee 3.31V delivered to SMC Vref generator

Vout = 3.425
200mA max output
(Switcher limit)

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

Unused PG00D Signals

- =P1V25ENET PG00D == TP P1V25ENET PG00D
- =P1V8_S0GPU PG00D == TP P1V8_S0GPU PG00D

1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation

NOTE: 0.9V is not checked!
Other S0 Rails PWRGD Circuit

3.425V G3Hot Supply & Power Control
SYNC_MASTER=M88 SYNC_DATE=08/02/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	64	89

```
Power aliases required by this page:
- =PP1V2_GPU_PEX_PLLXVDD
- =PP1V2_GPU_PEX_IOVDDQ
- =PP1V2_GPU_PEX_IOVDD

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)
```




Page Notes

Power aliases required by this page:
- =PPVCORE_GPU
- =PP1V8_GPU_FBVDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



NV G84M Core/FB Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	66	89

Page Notes

Power aliases required by this page:
- =PP1V2_GPU_FBPLLAVDD
- =PP1V8_GPU_FBI0

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



NV G84M Frame Buffer I/F
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	67	89




Page Notes

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



GDDR3 Frame Buffer B (Top)

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	69	89

Page Notes

Power aliases required by this page:
- =PP3V3_GPU_VDD33
- =PP3V3_GPU_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_H_PLLVDD
- =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



NV G84M GPIO/MIO/Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	70	89




Config Straps




Analog Video Mux



Renamed signals





Unused I2C Buses




I2CS ties into SMBus connection page
(I2CS requires pullups even if not used)

Unused signals



Unused Clocks



GPU Straps

SYNC_MASTER=M88	SYNC_DATE=08/02/2007
-----------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

DRAWING NUMBER

REV.	15.0.0
------	--------

SCALE

	SHT
--	-----

HT



89

Page Notes

Power aliases required by this page:
- =PP1V8_GPU_IFPX
- =PP3V3_GPU_IFPCD_IOVDD
- =PP3V3_GPU_DAC

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



Composite/S-Video	VGA	Component
C	R	Pr
Y	G	Y
Comp	B	Pb

NV G84M Video Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	72	89

GPU VCore Regulator



GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	0	0	1	1.05575V	M87,M88	M87	-
0	1	1	0	1.13300V	-	M88	M87
0	0	1	0	1.23600V	-	-	M88

Other VID states may not be valid

M87/M88 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_1P26V	GPUVID3_0, GPUVID2_0, GPUVID1_1, GPUVID0_0
GPUVID_1P13V	GPUVID3_0, GPUVID2_1, GPUVID1_1, GPUVID0_0
GPUVID_1P05V	GPUVID3_1, GPUVID2_0, GPUVID1_0, GPUVID0_1

GPU (G84M) Core Supply

SYNC_MASTER=M88 SYNC_DATE=08/02/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	73	89







Page Notes

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



GDDR3 Frame Buffer B (Bot)

SYNC_MASTER=M88_MLB_VRAMS0C_DATE=06/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	D	DRAWING NUMBER	051-7413	REV.	15.0.0
SCALE	NONE	SHT	76	OF	89

1.8V Frame Buffer Regulator



1.8V FB Power Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	77	89




Left ALS Connector



Top-Case Connector



SATA HDD & IR & SIL Flex Connector



Project Specific Connectors

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE

NONE

SHT

79

OF

89

8

7

6

5

4

3

2

1

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_DATA	*	*	MEM_20THER
MEM_DQS	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM CLK P<2..0>	16 31
	MEM_70D	MEM_CLK	MEM CLK N<2..0>	16 31
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM CKE<1..0>	16 31 33
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM CS L<1..0>	16 31 33
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM ODT<1..0>	16 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A A<14..0>	16 17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A BS<2..0>	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A RAS L	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A CAS L	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A WE L	17 31 33
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<7..0>	17 31
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<15..8>	17 31
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<23..16>	17 31
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<31..24>	17 31
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<39..32>	17 31
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<47..40>	17 31
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<55..48>	17 31
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<63..56>	17 31
MEM_A_DM0	MEM_55S	MEM_DATA	MEM A DM<0>	17 31
MEM_A_DM1	MEM_55S	MEM_DATA	MEM A DM<1>	17 31
MEM_A_DM2	MEM_55S	MEM_DATA	MEM A DM<2>	17 31
MEM_A_DM3	MEM_55S	MEM_DATA	MEM A DM<3>	17 31
MEM_A_DM4	MEM_55S	MEM_DATA	MEM A DM<4>	17 31
MEM_A_DM5	MEM_55S	MEM_DATA	MEM A DM<5>	17 31
MEM_A_DM6	MEM_55S	MEM_DATA	MEM A DM<6>	17 31
MEM_A_DM7	MEM_55S	MEM_DATA	MEM A DM<7>	17 31
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>	17 31
	MEM_85D	MEM_DQS	MEM A DQS N<0>	17 31
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>	17 31
	MEM_85D	MEM_DQS	MEM A DQS N<1>	17 31
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>	17 31
	MEM_85D	MEM_DQS	MEM A DQS N<2>	17 31
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>	17 31
	MEM_85D	MEM_DQS	MEM A DQS N<3>	17 31
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>	17 31
	MEM_85D	MEM_DQS	MEM A DQS N<4>	17 31
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>	17 31
	MEM_85D	MEM_DQS	MEM A DQS N<5>	17 31
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>	17 31
	MEM_85D	MEM_DQS	MEM A DQS N<6>	17 31
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>	17 31
	MEM_85D	MEM_DQS	MEM A DQS N<7>	17 31
MEM_B_CLK	MEM_70D	MEM_CLK	MEM CLK P<5..3>	16 32
	MEM_70D	MEM_CLK	MEM CLK N<5..3>	16 32
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM CKE<4..3>	16 32 33
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM CS L<3..2>	16 32 33
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM ODT<3..2>	16 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<14..0>	16 17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B BS<2..0>	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS L	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B CAS L	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE L	17 32 33
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<7..0>	17 32
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<15..8>	17 32
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<23..16>	17 32
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<31..24>	17 32
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<39..32>	17 32
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<47..40>	17 32
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<55..48>	17 32
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<63..56>	17 32
MEM_B_DM0	MEM_55S	MEM_DATA	MEM B DM<0>	17 32
MEM_B_DM1	MEM_55S	MEM_DATA	MEM B DM<1>	17 32
MEM_B_DM2	MEM_55S	MEM_DATA	MEM B DM<2>	17 32
MEM_B_DM3	MEM_55S	MEM_DATA	MEM B DM<3>	17 32
MEM_B_DM4	MEM_55S	MEM_DATA	MEM B DM<4>	17 32
MEM_B_DM5	MEM_55S	MEM_DATA	MEM B DM<5>	17 32
MEM_B_DM6	MEM_55S	MEM_DATA	MEM B DM<6>	17 32
MEM_B_DM7	MEM_55S	MEM_DATA	MEM B DM<7>	17 32
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	17 32
	MEM_85D	MEM_DQS	MEM B DQS N<0>	17 32
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>	17 32
	MEM_85D	MEM_DQS	MEM B DQS N<1>	17 32
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>	17 32
	MEM_85D	MEM_DQS	MEM B DQS N<2>	17 32
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>	17 32
	MEM_85D	MEM_DQS	MEM B DQS N<3>	17 32
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>	17 32
	MEM_85D	MEM_DQS	MEM B DQS N<4>	17 32
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>	17 32
	MEM_85D	MEM_DQS	MEM B DQS N<5>	17 32
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>	17 32
	MEM_85D	MEM_DQS	MEM B DQS N<6>	17 32
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>	17 32
	MEM_85D	MEM_DQS	MEM B DQS N<7>	17 32

Need to support MEM_*-style wildcards!

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

8

7

6

5

4

3

2

1

Memory Constraints

SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7413 REV. 15.0.0

SCALE NONE SHT 82 OF 89

Disk Interface Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	IDF_PDD	IDF_55S	IDF	IDF_PDD<15..0>
	IDF_PDA	IDF_55S	IDF	IDF_PDA<2..0>
	IDF_PDCS	IDF_55S	IDF	IDF_PDCS1_L
	IDF_PDCS	IDF_55S	IDF	IDF_PDCS3_L
	IDF_CN1L	IDF_55S	IDF	IDF_PDIOW_L
	IDF_PDIOR_L	IDF_55S	IDF	IDF_PDIOR_L
	IDF_CN1L	IDF_55S	IDF	IDF_PDDACK_L
	IDF_CN1I	IDF_55S	IDF	IDF_PDDREQ
	IDF_PDIORDY	IDF_55S	IDF	IDF_PDIORDY
	IDF_IRQ14	IDF_55S	IDF	IDF_IRQ14
	IDF_RST_I	IDF_55S	IDF	ODD_RST_5VTOL_L
	SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_P
		SATA_100D	SATA	SATA_A_R2D_C_N
		SATA_100D	SATA	SATA_A_R2D_P
		SATA_100D	SATA	SATA_A_R2D_N
	SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_P
		SATA_100D	SATA	SATA_A_D2R_N
		SATA_100D	SATA	SATA_A_D2R_C_P
		SATA_100D	SATA	SATA_A_D2R_C_N
	SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_C_P
		SATA_100D	SATA	SATA_B_R2D_C_N
		SATA_100D	SATA	SATA_B_R2D_P
		SATA_100D	SATA	SATA_B_R2D_N
	SATA_B_D2R	SATA_100D	SATA	SATA_B_D2R_P
		SATA_100D	SATA	SATA_B_D2R_N
		SATA_100D	SATA	SATA_B_D2R_C_P
		SATA_100D	SATA	SATA_B_D2R_C_N
	SATA_C_R2D	SATA_100D	SATA	SATA_C_R2D_C_P
		SATA_100D	SATA	SATA_C_R2D_C_N
		SATA_100D	SATA	SATA_C_R2D_P
		SATA_100D	SATA	SATA_C_R2D_N
	SATA_C_D2R	SATA_100D	SATA	SATA_C_D2R_P
		SATA_100D	SATA	SATA_C_D2R_N
		SATA_100D	SATA	SATA_C_D2R_C_P
		SATA_100D	SATA	SATA_C_D2R_C_N
	SATA_RB1AS	SATA_55S		SATA_RB1AS
	HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK
		HDA_55S	HDA	HDA_BIT_CLK_R
	HDA_SYNC	HDA_55S	HDA	HDA_SYNC
		HDA_55S	HDA	HDA_SYNC_R
	HDA_RST_I	HDA_55S	HDA	HDA_RST_L
		HDA_55S	HDA	HDA_RST_L_R
	HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0
		HDA_55S	HDA	HDA_SDIN_CODEC
	HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT
		HDA_55S	HDA	HDA_SDOUT_R
	USB_EXT_A	USB_90D	USB	USB_EXT_A_P
		USB_90D	USB	USB_EXT_A_N
		USB_90D	USB	USB_EXT_A_MUXED_P
		USB_90D	USB	USB_EXT_A_MUXED_N
	USB_MINI	USB_90D	USB	USB_MINI_P
		USB_90D	USB	USB_MINI_N
	USB_EXTD	USB_90D	USB	USB_EXTD_P
		USB_90D	USB	USB_EXTD_N
	USB_CAMERA	USB_90D	USB	USB_CAMERA_P
		USB_90D	USB	USB_CAMERA_N
	USB_BT	USB_90D	USB	USB_BT_P
		USB_90D	USB	USB_BT_N
	USB_TPAD	USB_90D	USB	USB_TPAD_P
		USB_90D	USB	USB_TPAD_N
	USR_TR	USR_90D	USR	USR_IR_P
		USR_90D	USR	USR_IR_N
	USB_EXTB	USB_90D	USB	USB_EXTB_P
		USB_90D	USR	USB_EXTB_N
	USB_EXCARD	USB_90D	USB	USB_EXCARD_P
		USB_90D	USB	USB_EXCARD_N
	USB_EXTC	USB_90D	USB	USB_EXTC_P
		USB_90D	USR	USB_EXTC_N
	USB_RB1AS	USB_60S		USB_RB1AS
	SMB_SB_SCI	SMB_55S	SMB	SMB_CLK
	SMB_SB_SDA	SMB_55S	SMB	SMB_DATA
	SMB_SB_MF_SCI	SMB_55S	SMB	SMB_ME_CLK
	SMB_SB_MF_SDA	SMB_55S	SMB	SMB_ME_DATA
	SPT_SCLK	SPT_55S	SPT	SPT_SCLK_R
		SPT_55S	SPT	SPT_SCLK
		SPT_55S	SPT	SPT_A_SCLK_R
		SPT_55S	SPT	SPT_B_SCLK_R
	SPT_SI	SPT_55S	SPT	SPT_SI_R
		SPT_55S	SPT	SPT_SI
		SPT_55S	SPT	SPT_A_SI_R
		SPT_55S	SPT	SPT_B_SI_R
	SPT_S0	SPT_55S	SPT	SPT_S0
		SPT_55S	SPT	SPT_A_S0_R
		SPT_55S	SPT	SPT_B_S0
		SPT_55S	SPT	SPT_B_S0_R
	SPT_CE_I0	SPT_55S	SPT	SPT_CE_R_L<0>
		SPT_55S	SPT	SPT_CE_L<0>
	SPT_CE_I1	SPT_55S	SPT	SPT_CE_R_L<1>
		SPT_55S	SPT	SPT_CE_L<1>

SB Constraints (1 of 2)

SYNC_MASTER=T9_NOME	SYNC_DATE=01/17/2007
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7413	REV. 15.0.0
	SCALE NONE	SHT 83	OF 89

87654321

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	=STANDARD	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MILS	?

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

NET_TYPE

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
PCI_AD	PCI_55S	PCI	PCI_AD<18..0>	24 38
PCI_AD19	PCI_55S	PCI	PCI_AD<19>	24 38
PCI_AD20	PCI_55S	PCI	PCI_AD<20>	24 38
PCI_AD	PCI_55S	PCI	PCI_AD<31..21>	24 38
PCI_AD	PCI_55S	PCI	PCI_PAR	24 38
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>	24 38
PCI_CNT1	PCI_55S	PCI	PCI_IRDY_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI_DEVSEL_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI_PERR_L	24 38
PCI_LOCK_L	PCI_55S	PCI	PCI_LOCK_L	24
PCI_CNT1	PCI_55S	PCI	PCI_SERR_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI_STOP_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI_TRDY_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI_FRAME_L	24 38
PCI_FW_REQ_L	PCI_55S	PCI	PCI_FW_REQ_L	24 38
PCI_FW_GNT_L	PCI_55S	PCI	PCI_FW_GNT_L	24 38
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L	24
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L	24
PCI_REQ2_L	PCI_55S	PCI	PCI_REQ2_L	24
PCI_GNT2_L	PCI_55S	PCI	PCI_GNT2_L	24
INT_PIRQA_L	PCI_55S	PCI	INT_PIRQA_L	24
INT_PIRQB_L	PCI_55S	PCI	INT_PIRQB_L	24
INT_PIRQC_L	PCI_55S	PCI	INT_PIRQC_L	24
INT_PIRQD_L	PCI_55S	PCI	INT_PIRQD_L	24 38
INT_PIRQE_L	PCI_55S	PCI	INT_PIRQE_L	9 24
INT_PIRQE_L	PCI_55S	PCI	INT_PIRQE_L	24
PCIE_A_R2D	PCIE_100D	PCIE	PCIE_A_R2D_C_P	
	PCIE_100D	PCIE	PCIE_A_R2D_C_N	
PCIE_A_D2R	PCIE_100D	PCIE	PCIE_A_D2R_P	
	PCIE_100D	PCIE	PCIE_A_D2R_N	
PCIE_B_R2D	PCIE_100D	PCIE	PCIE_B_R2D_C_P	
	PCIE_100D	PCIE	PCIE_B_R2D_C_N	
PCIE_B_D2R	PCIE_100D	PCIE	PCIE_B_D2R_P	
	PCIE_100D	PCIE	PCIE_B_D2R_N	
PCIE_EXCARD_R2D	PCIE_100D	PCIE	PCIE_EXCARD_R2D_C_P	34
	PCIE_100D	PCIE	PCIE_EXCARD_R2D_C_N	34
PCIE_EXCARD_D2R	PCIE_100D	PCIE	PCIE_EXCARD_D2R_P	34
	PCIE_100D	PCIE	PCIE_EXCARD_D2R_N	34
PCIE_FW_R2D	PCIE_100D	PCIE	PCIE_FW_R2D_C_P	
	PCIE_100D	PCIE	PCIE_FW_R2D_C_N	
PCIE_FW_D2R	PCIE_100D	PCIE	PCIE_FW_D2R_P	
	PCIE_100D	PCIE	PCIE_FW_D2R_N	
PCIE_MINI_R2D	PCIE_100D	PCIE	PCIE_MINI_R2D_C_P	24 34
	PCIE_100D	PCIE	PCIE_MINI_R2D_C_N	24 34
PCIE_MINI_D2R	PCIE_100D	PCIE	PCIE_MINI_D2R_P	24 34
	PCIE_100D	PCIE	PCIE_MINI_D2R_N	24 34
GLAN_COMP			GLAN_COMP	23
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_CLK	16 25
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_DATA	16 25
CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK_NB_RESET_L	16 25
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_CLK	
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_DATA	
CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK_WLAN_RESET_L	
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB_CLINK_VREF	16
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF0	25
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF1	25
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE_ENET_R2D_C_P	24 35
	PCIE_100D	PCIE	PCIE_ENET_R2D_C_N	24 35
	PCIE_100D	PCIE	PCIE_ENET_R2D_P	35
	PCIE_100D	PCIE	PCIE_ENET_R2D_N	35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE_ENET_D2R_P	24 35
	PCIE_100D	PCIE	PCIE_ENET_D2R_N	24 35
	PCIE_100D	PCIE	PCIE_ENET_D2R_C_P	35
	PCIE_100D	PCIE	PCIE_ENET_D2R_C_N	35
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<0>	35 37
	ENET_100D	ENET_MDI	ENET_MDI_N<0>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<1>	35 37
	ENET_100D	ENET_MDI	ENET_MDI_N<1>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<2>	35 37
	ENET_100D	ENET_MDI	ENET_MDI_N<2>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<3>	35 37
	ENET_100D	ENET_MDI	ENET_MDI_N<3>	35 37

SB Constraints (2 of 2)

SYNC_MASTER=T9_NAME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7413 REV. 15.0.0

SCALE NONE SHT 84 OF 89

87654321

[illegible]

8		7		6		5		4		3		2		1		
M75 Board-Specific Spacing & Physical Constraints																
BOARD LAYERS								BOARD AREAS				BOARD UNITS (ALL OF MM)		ALLEGRO VERSION		
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM								NO_TYPE, BGA				MM		15.5.1		
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP				
DEFAULT		*	Y	=55_OHM_SE		=55_OHM_SE		30 MM		0 MM		0 MM				
STANDARD		*	Y	=DEFAULT		=DEFAULT		12.7 MM		=DEFAULT		=DEFAULT				
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP				
55_OHM_SE		TOP, BOTTOM	Y	0.100 MM		0.100 MM										
55_OHM_SE		ISL2, ISL11	Y	0.250 MM		0.076 MM										
55_OHM_SE		*	Y	0.076 MM		0.076 MM		=STANDARD		=STANDARD		=STANDARD				
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP				
50_OHM_SE		TOP, BOTTOM	Y	0.125 MM		0.125 MM										
50_OHM_SE		*	Y	0.090 MM		0.090 MM		=STANDARD		=STANDARD		=STANDARD				
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP				
46_OHM_SE		TOP, BOTTOM	Y	0.126 MM		0.126 MM										
46_OHM_SE		*	Y	0.100 MM		0.100 MM		=STANDARD		=STANDARD		=STANDARD				
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP				
45_OHM_SE		TOP, BOTTOM	Y	0.150 MM		0.150 MM										
45_OHM_SE		*	Y	0.105 MM		0.105 MM		=STANDARD		=STANDARD		=STANDARD				
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP				
40_OHM_SE		TOP, BOTTOM	Y	0.185 MM		0.185 MM										
40_OHM_SE		*	Y	0.131 MM		0.131 MM		=STANDARD		=STANDARD		=STANDARD				
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP				
27P4_OHM_SE		TOP, BOTTOM	Y	0.335 MM		0.335 MM										
27P4_OHM_SE		*	Y	0.240 MM		0.240 MM		=STANDARD		=STANDARD		=STANDARD				
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP				
70_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD				
70_OHM_DIFF		ISL3, ISL4	Y	0.149 MM		0.149 MM				0.125 MM		0.125 MM				
70_OHM_DIFF		ISL9, ISL10	Y	0.149 MM		0.149 MM				0.125 MM		0.125 MM				
70_OHM_DIFF		ISL2, ISL11	Y	0.185 MM		0.185 MM				0.125 MM		0.125 MM				
70_OHM_DIFF		TOP, BOTTOM	Y	0.185 MM		0.185 MM				0.125 MM		0.125 MM				
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP				
80_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD				
80_OHM_DIFF		ISL3, ISL4	Y	0.115 MM		0.115 MM				0.125 MM		0.125 MM				
80_OHM_DIFF		ISL9, ISL10	Y	0.115 MM		0.115 MM				0.125 MM		0.125 MM				
80_OHM_DIFF		ISL2, ISL11	Y	0.140 MM		0.140 MM				0.125 MM		0.125 MM				
80_OHM_DIFF		TOP, BOTTOM	Y	0.140 MM		0.140 MM				0.125 MM		0.125 MM				
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP				
85_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD				
85_OHM_DIFF		ISL3, ISL4	Y	0.101 MM		0.101 MM				0.125 MM		0.125 MM				
85_OHM_DIFF		ISL9, ISL10	Y	0.101 MM		0.101 MM				0.125 MM		0.125 MM				
85_OHM_DIFF		ISL2, ISL11	Y	0.125 MM		0.125 MM				0.125 MM		0.125 MM				
85_OHM_DIFF		TOP, BOTTOM	Y	0.125 MM		0.125 MM				0.125 MM		0.125 MM				
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP				
90_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD				
90_OHM_DIFF		ISL3, ISL4	Y	0.102 MM		0.102 MM				0.220 MM		0.220 MM				
90_OHM_DIFF		ISL9, ISL10	Y	0.102 MM		0.102 MM				0.220 MM		0.220 MM				
90_OHM_DIFF		ISL2, ISL11	Y	0.130 MM		0.130 MM				0.220 MM		0.220 MM				
90_OHM_DIFF		TOP, BOTTOM	Y	0.130 MM		0.130 MM				0.220 MM		0.220 MM				
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP				
100_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD				
100_OHM_DIFF		ISL3, ISL4	Y	0.080 MM		0.080 MM				0.200 MM		0.200 MM				
100_OHM_DIFF		ISL9, ISL10	Y	0.080 MM		0.080 MM				0.200 MM		0.200 MM				
100_OHM_DIFF		ISL2, ISL11	Y	0.099 MM		0.099 MM				0.200 MM		0.200 MM				
100_OHM_DIFF		TOP, BOTTOM	Y	0.099 MM		0.099 MM				0.200 MM		0.200 MM				
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP				
110_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD				
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM				
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM				
110_OHM_DIFF		ISL2, ISL11	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM				
110_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM				
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP				
100_DIFF_BGA		*	=100_OHM_DIFF	=100_OHM_DIFF		=100_OHM_DIFF		=100_OHM_DIFF		=100_OHM_DIFF		=100_OHM_DIFF				
100_DIFF_BGA		ISL3, ISL4	Y	0.075 MM		0.075 MM				0.125 MM		0.125 MM				
100_DIFF_BGA		ISL9, ISL10	Y	0.075 MM		0.075 MM				0.125 MM		0.125 MM				
NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.																
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP				
110_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD				
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM				
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM				
110_OHM_DIFF		ISL2, ISL11	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM				
110_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM				
PCB Rule Definitions																
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)																
NOTICE OF PROPRIETARY PROPERTY																
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																
II NOT TO REPRODUCE OR COPY IT																
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																
APPLE INC.												SIZE D	DRAWING NUMBER 051-7413		REV. 15.0.0	
SCALE NONE												SHT 89	OF 89			
8		7		6		5		4		3		2		1		

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PCB Rule Definitions

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART