




8		7		6		5		4		3		2		1													
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%. 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS. 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ. SCHEM, MLB, MBP17 PVT 12/18/2007												REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE										
												0.1		521911	Proto Release	?	?										
Page ^(.csa)		Contents		Sync ^{Date}		Page ^(.csa)		Contents		Sync ^{Date}		Page ^(.csa)		Contents		Sync ^{Date}											
1	1	Table of Contents		N/A	N/A	46	50	SMC Support		M87_MLB	10/15/2007	90	107	GPU (G84M) Constraints		M87_MLB	10/02/2007										
2	2	System Block Diagram		(MASTER)	(MASTER)	47	51	LPC+ Debug Connector		M87_MLB	08/28/2007	91	108	Project Specific Constraints		M87_MLB	08/28/2007										
3	3	Power Block Diagram		(MASTER)	(MASTER)	48	52	SMBus Connections		(MASTER)	(MASTER)	92	109	PCB Rule Definitions		M87_MLB	10/03/2007										
4	4	Power Block Diagram		N/A	N/A	49	53	Current & Voltage Sensing		M87_MLB	08/28/2007																
5	5	BOM Configuration		N/A	N/A	50	54	Current Sensing		MASTER	MASTER																
6	6	Revision History		N/A	N/A	51	55	Thermal Sensors		M87_MLB	08/28/2007																
7	7	Functional / ICT Test		MASTER	(MASTER)	52	56	Fan Connectors		M87_MLB	08/28/2007																
8	8	Power Aliases		(MASTER)	MASTER	53	57	Current & Thermal Sensors		M87_LIO	11/06/2007																
9	9	Signal Aliases		MASTER	MASTER	54	58	ALS Support		M87_MLB	08/28/2007																
10	10	CPU FSB		M87_MLB	08/28/2007	55	59	Sudden Motion Sensor (SMS)		M87_MLB	08/28/2007																
11	11	CPU Power & Ground		M87_MLB	08/28/2007	56	61	SPI BootROM		T9_NOME	01/25/2007																
12	12	CPU Decoupling & VID		M87_MLB	08/28/2007	57	69	DC-In & Battery Connectors		(MASTER)	(MASTER)																
13	13	eXtended Debug Port (XDP)		T9_NOME	01/22/2007	58	70	Power FETs		M87_MLB	08/28/2007																
14	14	NB CPU Interface		T9_NOME	01/25/2007	59	71	IMVP6 CPU VCore Regulator		MASTER	MASTER																
15	15	NB PEG / Video Interfaces		T9_NOME	03/19/2007	60	73	5V / 3.3V Power Supply		MASTER	MASTER																
16	16	NB Misc Interfaces		T9_NOME	01/25/2007	61	74	1.25V / 1.05V Power Supply		M87_MLB	08/28/2007																
17	17	NB DDR2 Interfaces		T9_NOME	01/25/2007	62	75	1.8V DDR2 Supply		M87_MLB	08/28/2007																
18	18	NB Power 1		T9_NOME	01/25/2007	6																					



M88 POWER SYSTEM ARCHITECTURE





Power Block Diagram

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 4 OF 92	


	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																							
D	BOM Variants <table><tr><th>BOM NUMBER</th><th>BOM NAME</th><th>BOM OPTIONS</th></tr><tr><td>630-9092</td><td>PCBA, 2.6GHZ, 512VRAM-HY, M88</td><td>M88_COMMON, CPU_2_6GHZ, FB_512_HYNIX, EEE_Z3K</td></tr><tr><td>630-9093</td><td>PCBA, 2.6GHZ, 512VRAM-SAM, M88</td><td>M88_COMMON, CPU_2_6GHZ, FB_512_SAMSUNG, EEE_Z3L</td></tr><tr><td>630-9225</td><td>PCBA, 2.5GHZ, 512VRAM-HY, M88</td><td>M88_COMMON, CPU_2_5GHZ, FB_512_HYNIX, EEE_ZVW</td></tr><tr><td>630-9228</td><td>PCBA, 2.5GHZ, 512VRAM-SAM, M88</td><td>M88_COMMON, CPU_2_5GHZ, FB_512_SAMSUNG, EEE_ZVX</td></tr></table> BOM Groups <table><tr><th>BOM GROUP</th><th>BOM OPTIONS</th></tr><tr><td>M88_COMMON</td><td>COMMON, ALTERNATE, M88_COMMON1, M88_COMMON2, M88_DEBUG, M88_PROGPARTS</td></tr><tr><td>M88_COMMON1</td><td>BKLT_5V_PWR, ISL9504B, ONEWIRE_PU, GPUVID_1P23V</td></tr><tr><td>M88_COMMON2</td><td>PIV8S3_1V8, SMS_MOT_DIS, YUKON_ULTRA, VGA_TERM_CONN</td></tr><tr><td>M88_DEBUG</td><td>SMC_DEBUG_NO, XDP, LPCPLUS</td></tr><tr><td>M88_PROGPARTS</td><td>BOOTROM_PROG, SMC_PROG</td></tr></table> <table><tr><th>BOM GROUP</th><th>BOM OPTIONS</th></tr><tr><td>FB_256_SAMSUNG</td><td>VRAM4, VRAM_16M, VRAM_SAMSUNG, VRAM_256_SAMSUNG</td></tr><tr><td>FB_256_HYNIX</td><td>VRAM4, VRAM_16M, VRAM_HYNIX, VRAM_256_HYNIX</td></tr><tr><td>FB_512_SAMSUNG</td><td>VRAM8, VRAM_16M, VRAM_SAMSUNG, VRAM_512_SAMSUNG</td></tr><tr><td>FB_512_HYNIX</td><td>VRAM8, VRAM_16M, VRAM_HYNIX, VRAM_512_HYNIX</td></tr></table> Bar Code Labels / EEE #'s <table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:Z3K]</td><td>CRITICAL</td><td>EEE_Z3K</td></tr><tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:Z3L]</td><td>CRITICAL</td><td>EEE_Z3L</td></tr><tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:ZVW]</td><td>CRITICAL</td><td>EEE_ZVW</td></tr><tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:ZVX]</td><td>CRITICAL</td><td>EEE_ZVX</td></tr></table> Module Parts <table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>337S3559</td><td>1</td><td>IC, PDC, SR, PRQ, 2.6G, 35W, 800FSB, 6M, BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_6GHZ</td></tr><tr><td>337S3560</td><td>1</td><td>IC, PDC, SR, PRQ, 2.5G, 35W, 800FSB, 6M, BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_5GHZ</td></tr><tr><td>338S0509</td><td>1</td><td>IC, GPU, NV, G84M, BGA</td><td>U8000</td><td>CRITICAL</td><td></td></tr><tr><td>338S0432</td><td>1</td><td>IC, NB, CRESTLINE, GM, C8, PRQ, ROHS-SPECIAL, 965PM</td><td>U1400</td><td>CRITICAL</td><td></td></tr><tr><td>338S0434</td><td>1</td><td>IC, SB, ICH8M, B1, PRQ, BGA</td><td>U2300</td><td>CRITICAL</td><td></td></tr><tr><td>353S1651</td><td>1</td><td>IC, ISL9504B, 2PH IMVP6 REG, PMON, QFN48</td><td>U7100</td><td>CRITICAL</td><td>ISL9504B</td></tr><tr><td>359S0130</td><td>1</td><td>IC, SLG2AP181, LW PWR CLK GEN, CK585, QFN88</td><td>U2900</td><td>CRITICAL</td><td></td></tr><tr><td>338S0386</td><td>1</td><td>IC, 88E8058, 61GABIT ENET XCVR, 64P QFN</td><td>U3700</td><td>CRITICAL</td><td></td></tr></table> <table><tr><td>338S0274</td><td>1</td><td>IC, SMC, HS8/2116</td><td>U4900</td><td>CRITICAL</td><td>SMC_BLANK</td></tr><tr><td>341S2194</td><td>1</td><td>IC, SMC, DEVELOPMENT, M88</td><td>U4900</td><td>CRITICAL</td><td>SMC_PROG</td></tr><tr><td>335S0384</td><td>1</td><td>IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_BLANK</td></tr><tr><td>341S2192</td><td>1</td><td>IC, EFI ROM, DEVELOPMENT, M87</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_PROG</td></tr></table> <table><tr><td>333S0423</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 800MHZ, 136 FBGA</td><td>U8400, U8450, U8500, U8550</td><td>CRITICAL</td><td>VRAM_256_SAMSUNG</td></tr><tr><td>333S0423</td><td>8</td><td>IC, SGRAM, GDDR3, 16MX32, 800MHZ, 136 FBGA</td><td>U8400, U8450, U8500, U8550, U8550, U8550, U8550, U8550</td><td>CRITICAL</td><td>VRAM_512_SAMSUNG</td></tr><tr><td>333S0424</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 900MHZ, 136 FBGA</td><td>U8400, U8450, U8500, U8550</td><td>CRITICAL</td><td>VRAM_256_HYNIX</td></tr><tr><td>333S0424</td><td>8</td><td>IC, SGRAM, GDDR3, 16MX32, 900MHZ, 136 FBGA</td><td>U8400, U8450, U8500, U8550, U8550, U8550, U8550, U8550</td><td>CRITICAL</td><td>VRAM_512_HYNIX</td></tr></table> Alternate Parts <table><tr><th>PART NUMBER</th><th>ALTERNATE FOR PART NUMBER</th><th>BOM OPTION</th><th>REF DES</th><th>COMMENTS:</th></tr><tr><td>157S0011</td><td>157S0030</td><td></td><td>ALL</td><td>ESE alt to TOK/BitTech magnetics</td></tr><tr><td>138S0603</td><td>138S0602</td><td></td><td>ALL</td><td>Nurata alt to Samsung 25uF acoustic capx</td></tr><tr><td>353S1681</td><td>353S1294</td><td></td><td>ALL</td><td>TI alternate to national</td></tr><tr><td>376S0543</td><td>376S0466</td><td></td><td>ALL</td><td>ADI alternate to Siliconix 514602</td></tr><tr><td>152S0683</td><td>152S0276</td><td></td><td>ALL</td><td>Mag Layers alternate to Delta/Visney</td></tr><tr><td>104S0024</td><td>104S0017</td><td></td><td>ALL</td><td>Parasense alternate to Cyntec</td></tr><tr><td>128S0083</td><td>128S0165</td><td></td><td>ALL</td><td>alternate to heligen fme design 28uP 32 bit</td></tr><tr><td>128S0113</td><td>128S0160</td><td></td><td>ALL</td><td>alternate to heligen fme design 28uP 32 bit</td></tr><tr><td>128S0115</td><td>128S0150</td><td></td><td>ALL</td><td>alternate to heligen fme design 28uP 32 bit</td></tr><tr><td>128S0122</td><td>128S0157</td><td></td><td>ALL</td><td>alternate to heligen fme design 28uP 32 bit</td></tr><tr><td>128S0057</td><td>128S0147</td><td></td><td>ALL</td><td>alternate to heligen fme design 28uP 32 bit</td></tr><tr><td>128S0056</td><td>128S0175</td><td></td><td>ALL</td><td>alternate to heligen fme design 28uP 32 bit</td></tr><tr><td>376S0448</td><td>376S0445</td><td></td><td>ALL</td><td>SL7000ADN For F06200</td></tr></table>								BOM NUMBER	BOM NAME	BOM OPTIONS	630-9092	PCBA, 2.6GHZ, 512VRAM-HY, M88	M88_COMMON, CPU_2_6GHZ, FB_512_HYNIX, EEE_Z3K	630-9093	PCBA, 2.6GHZ, 512VRAM-SAM, M88	M88_COMMON, CPU_2_6GHZ, FB_512_SAMSUNG, EEE_Z3L	630-9225	PCBA, 2.5GHZ, 512VRAM-HY, M88	M88_COMMON, CPU_2_5GHZ, FB_512_HYNIX, EEE_ZVW	630-9228	PCBA, 2.5GHZ, 512VRAM-SAM, M88	M88_COMMON, CPU_2_5GHZ, FB_512_SAMSUNG, EEE_ZVX	BOM GROUP	BOM OPTIONS	M88_COMMON	COMMON, ALTERNATE, M88_COMMON1, M88_COMMON2, M88_DEBUG, M88_PROGPARTS	M88_COMMON1	BKLT_5V_PWR, ISL9504B, ONEWIRE_PU, GPUVID_1P23V	M88_COMMON2	PIV8S3_1V8, SMS_MOT_DIS, YUKON_ULTRA, VGA_TERM_CONN	M88_DEBUG	SMC_DEBUG_NO, XDP, LPCPLUS	M88_PROGPARTS	BOOTROM_PROG, SMC_PROG	BOM GROUP	BOM OPTIONS	FB_256_SAMSUNG	VRAM4, VRAM_16M, VRAM_SAMSUNG, VRAM_256_SAMSUNG	FB_256_HYNIX	VRAM4, VRAM_16M, VRAM_HYNIX, VRAM_256_HYNIX	FB_512_SAMSUNG	VRAM8, VRAM_16M, VRAM_SAMSUNG, VRAM_512_SAMSUNG	FB_512_HYNIX	VRAM8, VRAM_16M, VRAM_HYNIX, VRAM_512_HYNIX	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:Z3K]	CRITICAL	EEE_Z3K	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:Z3L]	CRITICAL	EEE_Z3L	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:ZVW]	CRITICAL	EEE_ZVW	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:ZVX]	CRITICAL	EEE_ZVX	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	337S3559	1	IC, PDC, SR, PRQ, 2.6G, 35W, 800FSB, 6M, BGA	U1000	CRITICAL	CPU_2_6GHZ	337S3560	1	IC, PDC, SR, PRQ, 2.5G, 35W, 800FSB, 6M, BGA	U1000	CRITICAL	CPU_2_5GHZ	338S0509	1	IC, GPU, NV, G84M, BGA	U8000	CRITICAL		338S0432	1	IC, NB, CRESTLINE, GM, C8, PRQ, ROHS-SPECIAL, 965PM	U1400	CRITICAL		338S0434	1	IC, SB, ICH8M, B1, PRQ, BGA	U2300	CRITICAL		353S1651	1	IC, ISL9504B, 2PH IMVP6 REG, PMON, QFN48	U7100	CRITICAL	ISL9504B	359S0130	1	IC, SLG2AP181, LW PWR CLK GEN, CK585, QFN88	U2900	CRITICAL		338S0386	1	IC, 88E8058, 61GABIT ENET XCVR, 64P QFN	U3700	CRITICAL		338S0274	1	IC, SMC, HS8/2116	U4900	CRITICAL	SMC_BLANK	341S2194	1	IC, SMC, DEVELOPMENT, M88	U4900	CRITICAL	SMC_PROG	335S0384	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8	U6100	CRITICAL	BOOTROM_BLANK	341S2192	1	IC, EFI ROM, DEVELOPMENT, M87	U6100	CRITICAL	BOOTROM_PROG	333S0423	4	IC, SGRAM, GDDR3, 16MX32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG	333S0423	8	IC, SGRAM, GDDR3, 16MX32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550, U8550, U8550, U8550, U8550	CRITICAL	VRAM_512_SAMSUNG	333S0424	4	IC, SGRAM, GDDR3, 16MX32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX	333S0424	8	IC, SGRAM, GDDR3, 16MX32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550, U8550, U8550, U8550, U8550	CRITICAL	VRAM_512_HYNIX	PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	157S0011	157S0030		ALL	ESE alt to TOK/BitTech magnetics	138S0603	138S0602		ALL	Nurata alt to Samsung 25uF acoustic capx	353S1681	353S1294		ALL	TI alternate to national	376S0543	376S0466		ALL	ADI alternate to Siliconix 514602	152S0683	152S0276		ALL	Mag Layers alternate to Delta/Visney	104S0024	104S0017		ALL	Parasense alternate to Cyntec	128S0083	128S0165		ALL	alternate to heligen fme design 28uP 32 bit	128S0113	128S0160		ALL	alternate to heligen fme design 28uP 32 bit	128S0115	128S0150		ALL	alternate to heligen fme design 28uP 32 bit	128S0122	128S0157		ALL	alternate to heligen fme design 28uP 32 bit	128S0057	128S0147		ALL	alternate to heligen fme design 28uP 32 bit	128S0056	128S0175		ALL	alternate to heligen fme design 28uP 32 bit	376S0448	376S0445		ALL	SL7000ADN For F06200								
	BOM NUMBER	BOM NAME	BOM OPTIONS																																																																																																																																																																																																																																																												
630-9092	PCBA, 2.6GHZ, 512VRAM-HY, M88	M88_COMMON, CPU_2_6GHZ, FB_512_HYNIX, EEE_Z3K																																																																																																																																																																																																																																																													
630-9093	PCBA, 2.6GHZ, 512VRAM-SAM, M88	M88_COMMON, CPU_2_6GHZ, FB_512_SAMSUNG, EEE_Z3L																																																																																																																																																																																																																																																													
630-9225	PCBA, 2.5GHZ, 512VRAM-HY, M88	M88_COMMON, CPU_2_5GHZ, FB_512_HYNIX, EEE_ZVW																																																																																																																																																																																																																																																													
630-9228	PCBA, 2.5GHZ, 512VRAM-SAM, M88	M88_COMMON, CPU_2_5GHZ, FB_512_SAMSUNG, EEE_ZVX																																																																																																																																																																																																																																																													
BOM GROUP	BOM OPTIONS																																																																																																																																																																																																																																																														
M88_COMMON	COMMON, ALTERNATE, M88_COMMON1, M88_COMMON2, M88_DEBUG, M88_PROGPARTS																																																																																																																																																																																																																																																														
M88_COMMON1	BKLT_5V_PWR, ISL9504B, ONEWIRE_PU, GPUVID_1P23V																																																																																																																																																																																																																																																														
M88_COMMON2	PIV8S3_1V8, SMS_MOT_DIS, YUKON_ULTRA, VGA_TERM_CONN																																																																																																																																																																																																																																																														
M88_DEBUG	SMC_DEBUG_NO, XDP, LPCPLUS																																																																																																																																																																																																																																																														
M88_PROGPARTS	BOOTROM_PROG, SMC_PROG																																																																																																																																																																																																																																																														
BOM GROUP	BOM OPTIONS																																																																																																																																																																																																																																																														
FB_256_SAMSUNG	VRAM4, VRAM_16M, VRAM_SAMSUNG, VRAM_256_SAMSUNG																																																																																																																																																																																																																																																														
FB_256_HYNIX	VRAM4, VRAM_16M, VRAM_HYNIX, VRAM_256_HYNIX																																																																																																																																																																																																																																																														
FB_512_SAMSUNG	VRAM8, VRAM_16M, VRAM_SAMSUNG, VRAM_512_SAMSUNG																																																																																																																																																																																																																																																														
FB_512_HYNIX	VRAM8, VRAM_16M, VRAM_HYNIX, VRAM_512_HYNIX																																																																																																																																																																																																																																																														
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																																																																																																																																										
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:Z3K]	CRITICAL	EEE_Z3K																																																																																																																																																																																																																																																										
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:Z3L]	CRITICAL	EEE_Z3L																																																																																																																																																																																																																																																										
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:ZVW]	CRITICAL	EEE_ZVW																																																																																																																																																																																																																																																										
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:ZVX]	CRITICAL	EEE_ZVX																																																																																																																																																																																																																																																										
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																																																																																																																																										
337S3559	1	IC, PDC, SR, PRQ, 2.6G, 35W, 800FSB, 6M, BGA	U1000	CRITICAL	CPU_2_6GHZ																																																																																																																																																																																																																																																										
337S3560	1	IC, PDC, SR, PRQ, 2.5G, 35W, 800FSB, 6M, BGA	U1000	CRITICAL	CPU_2_5GHZ																																																																																																																																																																																																																																																										
338S0509	1	IC, GPU, NV, G84M, BGA	U8000	CRITICAL																																																																																																																																																																																																																																																											
338S0432	1	IC, NB, CRESTLINE, GM, C8, PRQ, ROHS-SPECIAL, 965PM	U1400	CRITICAL																																																																																																																																																																																																																																																											
338S0434	1	IC, SB, ICH8M, B1, PRQ, BGA	U2300	CRITICAL																																																																																																																																																																																																																																																											
353S1651	1	IC, ISL9504B, 2PH IMVP6 REG, PMON, QFN48	U7100	CRITICAL	ISL9504B																																																																																																																																																																																																																																																										
359S0130	1	IC, SLG2AP181, LW PWR CLK GEN, CK585, QFN88	U2900	CRITICAL																																																																																																																																																																																																																																																											
338S0386	1	IC, 88E8058, 61GABIT ENET XCVR, 64P QFN	U3700	CRITICAL																																																																																																																																																																																																																																																											
338S0274	1	IC, SMC, HS8/2116	U4900	CRITICAL	SMC_BLANK																																																																																																																																																																																																																																																										
341S2194	1	IC, SMC, DEVELOPMENT, M88	U4900	CRITICAL	SMC_PROG																																																																																																																																																																																																																																																										
335S0384	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8	U6100	CRITICAL	BOOTROM_BLANK																																																																																																																																																																																																																																																										
341S2192	1	IC, EFI ROM, DEVELOPMENT, M87	U6100	CRITICAL	BOOTROM_PROG																																																																																																																																																																																																																																																										
333S0423	4	IC, SGRAM, GDDR3, 16MX32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG																																																																																																																																																																																																																																																										
333S0423	8	IC, SGRAM, GDDR3, 16MX32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550, U8550, U8550, U8550, U8550	CRITICAL	VRAM_512_SAMSUNG																																																																																																																																																																																																																																																										
333S0424	4	IC, SGRAM, GDDR3, 16MX32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX																																																																																																																																																																																																																																																										
333S0424	8	IC, SGRAM, GDDR3, 16MX32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550, U8550, U8550, U8550, U8550	CRITICAL	VRAM_512_HYNIX																																																																																																																																																																																																																																																										
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																																																																																																																																																																																																											
157S0011	157S0030		ALL	ESE alt to TOK/BitTech magnetics																																																																																																																																																																																																																																																											
138S0603	138S0602		ALL	Nurata alt to Samsung 25uF acoustic capx																																																																																																																																																																																																																																																											
353S1681	353S1294		ALL	TI alternate to national																																																																																																																																																																																																																																																											
376S0543	376S0466		ALL	ADI alternate to Siliconix 514602																																																																																																																																																																																																																																																											
152S0683	152S0276		ALL	Mag Layers alternate to Delta/Visney																																																																																																																																																																																																																																																											
104S0024	104S0017		ALL	Parasense alternate to Cyntec																																																																																																																																																																																																																																																											
128S0083	128S0165		ALL	alternate to heligen fme design 28uP 32 bit																																																																																																																																																																																																																																																											
128S0113	128S0160		ALL	alternate to heligen fme design 28uP 32 bit																																																																																																																																																																																																																																																											
128S0115	128S0150		ALL	alternate to heligen fme design 28uP 32 bit																																																																																																																																																																																																																																																											
128S0122	128S0157		ALL	alternate to heligen fme design 28uP 32 bit																																																																																																																																																																																																																																																											
128S0057	128S0147		ALL	alternate to heligen fme design 28uP 32 bit																																																																																																																																																																																																																																																											
128S0056	128S0175		ALL	alternate to heligen fme design 28uP 32 bit																																																																																																																																																																																																																																																											
376S0448	376S0445		ALL	SL7000ADN For F06200																																																																																																																																																																																																																																																											
C																																																																																																																																																																																																																																																															
B																																																																																																																																																																																																																																																															
A	APPLE INC. SIZE D SCALE NONE SHT 5 OF 92 BOM Configuration SYNC_MASTER=N/A SYNC_DATE=N/A NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART REV. A.0.0																																																																																																																																																																																																																																																														

8		7		6		5		4		3		2		1		
D	Proto: See earlier schematics for info about releases 0.0.1 - 4.0.0 EVT: 5.0.0: 08/03/07 -- Page 5: Removed Q4690 BOM table entry. BOM table is on CSA pg. 46 6.0.0 & 5.1.0: 08/10/07 -- Synced to M87 MLB label 4.3.0 08/10/07 -- Page 3: Revised power block diagram. 08/10/07 -- Page 10-12: Updated U1000 CPU part number to reflect latest Penryn pin-out. 08/10/07 -- Page 37: T3900,T3901 magnetics changed to 157S0053. 08/10/07 -- Page 65: Changed L7810 3.425V G3 Hot inductor to 152S0301. R7070 changed from 100K to 10K. 6.1.0: 08/14/07 -- Synced to M87 MLB label 5.1.0 08/14/07 -- Page 49: Changed Q5322 to S0T23 part same as M87. 08/14/07 -- Page 75: Changed GPU VID pull up/downs to 2.2K ohms. 6.2.0: 08/16/07 -- Removed Rev B Silego clock chip as alternate. 08/16/07 -- Page 51: Temp Sensors: Changed U5500 and U5570 to EMC1043-1 APN 353S1947. 7.0.0: 08/17/07 -- Page 48: Changed SMBus SMC "A" pull ups R5270 and R5271 to 3.3K to improve rise time on SCL.. 7.1.0: 08/22/07 -- Page. 9,34: Added GPIOs to support iPhone headset. ICH8 GPIO 22 IPHS_SW_BIAS_EN_L routes to JJ3400.63 08/22/07 -- Page. 9,34: Removed R3410 and R3411. ICH8 GPIO 2 IPHS_SW_INT routes to JJ3400.65 08/22/07 -- Synced M87 MLB label 6.2.0 08/22/07 -- Page 51: Temp sensors: Added R5501,R5502,R5571,R5572 pull ups on U5500 and U5570. 08/22/07 -- Page 61: R7455 changed to 7.5K to change max load current margin on PP1V05. 08/22/07 -- Page 90: Changed frame buffer net physical type to GDDR3_50SE. 08/22/07 -- Synced M87 LIO label 1.5.0 08/22/07 -- Page 66: U7901 voltage follower changed from OPA333 to OPA705. 08/22/07 -- Page 82: Changed L9891,L9893,L9894 to 155S0220 7.2.0: 08/23/07 -- Page 5: Changed CPU parts to ES2, B1 for EVT 08/23/07 -- Page 9: IPHS_SW_BIAS_EN_L now connected to SB_SLOAD (GPIO 38). 08/23/07 -- Synced M87 MLB label 6.5.0 08/23/07 -- Page 50: Current Sensors: Changed U5410 and U5440 to MAX4245 Changed R5413 and R5443 to 0.005 ohm resistors. 08/23/07 -- Page 91: Added diff pair properties to new current sensor pairs. 08/23/07 -- Synced M87 LIO label 1.7.0 08/23/07 -- Page 66: Changed U7901 to MAX4245. Changed F7902 to 740S0055. 08/23/07 -- Page 82: Add BOMOPTION OMIT to RX9892. 8.0.0: 08/24/07 -- Page 25: Added NO STUFF to R2552 (was pull up on SB GPIO38 which is now used on IPHS). 08/24/07 -- Page 59: CPU Vcore supply changes per characterizationChanged L7100 and L7101 to 152S0624. Changed C7134 to 0.01uF 132S0042. 8.1.0: 08/24/07 -- Synced M87 MLB label 8.2.0 Page 5,75: Changed BOM option to GPUVID_1P23V Page 73: Changed R5491 and R5493 to 6.81K to allow full resolution of GPUVCORE current sense Page 50: Adding C5411,C5412,C5441,C5442 feedback caps for current sense op amps Page 66: Changed R7920 to halogen free 107S0110. 8.2.0: 08/29/07 -- Synced m87_mlb CSA pgs. Major release label name : m87_mlb_051-7413.8.2.0 08/29/07 -- Changed net physical and net spacing to CRT_50S on these signals NB_CLK100M_DPLSS_P/N NB_CLK96M_DOT_P/N 8.3.0: 08/29/07 -- Changed the following filters to 155S0371 for supply issues: pg. 43 L4600 pg. 44 FL4735 pg. 76 L9010,L9011 08/29/07 -- pg. 80 L9460,L9464,L9468,L9476,L9480,L9484 8.4.0: 08/30/07 -- Changed the orientation on these filters to match layout: pg. 43 L4600 pg. 76 L9010,L9011 9.0.0: 08/30/07 -- RFA 529050 EVT Release of Schematic BOM and PCBF 9.1.0: BOM Changes only 09/04/07 -- Page 5: Added alternate sources for these parts: 09/04/07 -- 152S0683 is the Mag layers alternate for Dale/Vishay inductors. 09/04/07 -- 128S0164 is the Kemet alternate to Sanyo caps 09/04/07 -- 104S0023 is the Panasonic alternate to Cyntec resistors 09/04/07 -- Page 50: Changed R5425 and R5435 to 104S0023. 10.0.0: 09/06/07 -- HF capacitor substitution, with halogen parts as alternates. pg. 5 Alternates BOM table updates. 11.0.0: 09/11/07 -- Page 57: Removed NO STUFF from DZ6960 (377S0044), ESD diode on BATT_POS per Chris. 09/11/07 -- Page 5: Removed alternate to 128S0164 Kemet 220uF tantalum cap at C7540 and C7541. 09/11/07 -- Added BOM variants and EEE codes for 2.5GHZ: 09/11/07 -- 630-9225: ZVW PCBA,2.5GHZ,512VRAM-HY,M88 09/11/07 -- 630-9228: ZVX PCBA,2.5GHZ,512VRAM-SAM,M88 09/11/07 -- Page 62: Removed OMIT property and BOM option table to make C7540 and C7541 only 128S0073. 09/11/07 -- Page 82: LCD Backlight Added OMIT properties and BOM option table to change these beads to 155S0220: L9891,L9893,L9894															
	C	DVT (cont): 14.0.0: 10/12/07 -- Page 81: Added FL9600 155S0372 to multi-touch trackpad power and GND. 10/12/07 -- Synced M87_MLB label: 12.1.0 10/12/07 -- Page 46: Changed to new Sleep LED circuit Deleted, Q5032,R5032,R5030 Added, C5030 Changed Q5030 to new LED Driver IC 10/12/07 -- Synced M*_LIO label: 10.0.0 10/12/07 -- Changed R9807 to 5.1k Changed C9807 to 0.1uF Changed R9809 to 200k 14.1.0: 10/19/07 -- Synced M87_MLB label: 12.2.0 Page 50: Named unnamed net on Q5030. 10/19/07 -- Page 69: NO STUFF battery positive terminal varistor DZ6960 14.5.0: 10/24/07 -- Page 43: Changed L4605 ferrite bead to 155S0329 for lower DCR. 10/24/07 -- Page 57: Changed DZ6960-DZ6963 to 377S0068. These are NO STUFFs. 10/24/07 -- Page 90: Graphics constraint\$changed all GDDR3_46SE constraints back to GDDR3_50SE. 16.0.0: 11/01/07 -- Page 53: Changed U5750 TMP102 to RevE part 353S2039 with old part 353S1807 as alternate. 11/01/07 -- Page 59: CPU Vcore power supplychange C7134 to 0.022uF 132S0102 per Dayu 17.0.0: 11/06/07 -- Page 25: Removed NO STUFF BOM option from R2552, pull up on SB GPIO38. 11/06/07 -- Synced M87_LIO label 14.0.0 pg. 82 Changed C9805 to 2.2uF for LED power sequencing. PVT: 18.0.0: 12/10/07 -- Page 98: Changed R9808 to 200K, R9809 to 100K, C9802 to 0.033uF, C9807 to 0.33uF to improve Q9806 Vgs and sequencing 18.1.0: 12/12/07 -- Page 5: Updated CPUs to PRQ parts, removed XDP_CONN and GPU_TMP401 bom options and changed to SMC_DEBUG_NO for PVT 12/12/07 -- Page 50: Removed ST SIL driver and returned to EVT's BJT-driven current source 12/12/07 -- Page 98: Changed C9805 to actual 2.2uF part (removed table entry) 18.2.0: 12/13/07 -- Page 13: NO STUFFed R1330/R1331 since the LVDS_CTRL_DATA/CLK lines are grounded 18.3.0: 12/16/07 -- Page 54: Added C8992/R8992 to provide differential sense option A.0.0: 12/18/07 -- Release as Rev A														
		B														
A	Revision History SYNC_MASTER=N/A SYNC_DATE=N/A NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART APPLE INC. D 051-7431 A.0.0 SCALE NONE SHT 6 OF 92															
8		7		6		5		4		3		2		1		

Revision History		
SYNC_MASTER=N/A		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 6	OF 92





CPU Power & Ground

SYNC_MASTER=M87_MLB

SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SIZE D

DRAWING NUMBER 051-7431

REV. A.0.0

SCALE NONE

SHT 11 OF 92



CPU Decoupling & VID

SYNC_MASTER=M87_MLB

SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

D

C



B


B

A

A



SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
SCALE NONE	SHT 13	OF 92



NB CPU Interface
SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

C

B

A

LVDS Disable

Can leave all signals NC if LVDS is not implemented.
Tie VCC_TX_LVDS and VCCA_LVDS to GND.

If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

Note: SR DG says to tie LVDS_VREFH/L to GND. This causes a glitch during wake-up on LVDS DATA/CLK pairs. New recommendation is to float both signals, see Radar #5067636.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable


Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TV0_IREF to GND.
Can tie the following rails to GND:
VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above. Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.

Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
Tie VCCA_DPLLA and VCCA_DPLLB to VCC (VCore).
Tie VCC_AXG and VCC_AXG_NCTF to GND.
Leave GFX_VID<3..0> and GFX_VR_EN as NC.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces

SYNC_MASTER=T9_NAME SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

SCALE

NONE

DRAWING NUMBER

051-7431

SHT


15


OF

92


REV.

A.0.0





NB DDR2 Interfaces
 SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB Power 1

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE		SHT	OF
NONE		18	92







D

C

B












A

D

C

B

A



NB Standard Decoupling

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	21	92



HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDs
HDA_SDOUT	INTEGRATED PD
ACZ_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC

SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	23	92



NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1
If used, ensure GNT2# is not low when PWROK rises, or PCie ports 5 & 6 will be disabled.

NOTE: USBP[0-9]P/N have internal 15K pull-downs.








Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.

SB Decoupling		
SYNC_MASTER=MASTER		SYNC_DATE=MASTER
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE		SHT	27 OF 92
NONE			




RTC Power Sources




SB RTC Crystal




System Reset "Button"




VRMPWRGD Inverter




PWROK Circuit




Platform Reset Connections



PCI Reset Connections



CPU VCore ForcePSI



SB Misc

SYNC_MASTER=M87_MLB	SYNC_DATE=08/28/2007
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
SCALE NONE	SHT 28	OF 92

D

C

B



(Only 100-200MHz supported by
SLG8LP536 and CY28545-5)

(Note: HOST/SRC/GFX clock termination removed. Silago SL8GLP536 or equiv. support only)



Page Notes

Power aliases required by this page:

- PP1V8_S3M_MEM_A
- PP0V9_S3M_MEM_DIMMVREFA
- PPSPD_S0M_MEM_A (2.5V - 3.3V)

Signal aliases required by this page:

- I2C_SODIMMA_SCL
- I2C_SODIMMA_SDA

BOM options provided by this page:

(NONE)

"Factory" (thru-hole) slot

DDR2 Bypass Caps

(For return current)

DDR2 SO-DIMM Connector A

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7431

REV.

A.0.0

SCALE


NONE


SHT

31

OF

92





Page Notes

Power aliases required by this page:
- =PP1V8_S3M_MEM_B
- =PP0V9_S3M_MEM_DIMMVREFB
- =PPSPD_S0M_MEM_B (2.5V - 3.3V)


Signal aliases required by this page:
- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA

BOM options provided by this page:
(NONE)

"Expansion" (surface-mount) slot

DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	32	92



Memory Active Termination

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7431

REV.

A.0.0

SCALE


NONE

SHT

33

OF

92



Left I/O Board Connector

Pull-up on LIO, FETs to GND on MLB

Left I/O Board Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	34	92

Page Notes

Power aliases required by this page:
- =PP3V3_ENET_PHY (EC / Ultra)
- =PP1V8R2V5_ENET_PHY (2.5V / 1.8V)
- =YUKON_EC_PP2V5_ENET (2.5V / GND)
- =PP1V2_ENET_PHY

Signal aliases required by this page:
- =ENET_CLKREQ_L (NC/TP for Yukon EC)
- =ENET_VMAIN_AVLBL (See note by pin)

BOM options provided by this page:
YUKON_EC - Selects Yukon EC RSET value.
YUKON_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual yukon EC / Yukon Ultra schematic support.

Yukon EC Yukon Ultra

No link:	171 mA	No link:	130 mA
10 Mbps:	179 mA	10 Mbps:	130 mA
100 Mbps:	203 mA	100 Mbps:	150 mA
1000 Mbps:	426 mA	1000 Mbps:	290 mA

Yukon EC Yukon Ultra

No link:	4 mA	No link:	60 mA
10 Mbps:	4 mA	10 Mbps:	70 mA
100 Mbps:	4 mA	100 Mbps:	70 mA
1000 Mbps:	4 mA	1000 Mbps:	80 mA


Yukon EC (2.5V) Yukon Ultra (1.8V)

No link:	82 mA	No link:	0 mA
10 Mbps:	108 mA	10 Mbps:	30 mA
100 Mbps:	126 mA	100 Mbps:	40 mA
1000 Mbps:	218 mA	1000 Mbps:	150 mA

GND

Yukon EC: Alias to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF & 1x 0.001uF caps
Yukon Ultra: Alias to GND

PCIE_ENET D2R_P
PCIE_ENET D2R_N
PCIE_ENET R2D C P
PCIE_ENET R2D C N
PCIE_CLK100M_ENET_P
PCIE_CLK100M_ENET_N
ENET_CLKREQ_L
PCIE_WAKE_L
ENET_RESET_L
ENET_MDI_P<0>
ENET_MDI_N<0>
ENET_MDI_P<1>
ENET_MDI_N<1>
ENET_MDI_P<2>
ENET_MDI_N<2>
ENET_MDI_P<3>
ENET_MDI_N<3>



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC, 88E8058, 6GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC, FLASH, 88E8058 ETHERNET VPD, IIC, S08	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC, 88E8053, 6GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, S08	U3780	CRITICAL	YUKON_EC
114S0285	1	RES, 4.87K, 1%, 1/16W, 0402, LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:

- Alias =YUKON_EC_PP2V5_ENET to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF and 1x 0.001uF caps
- Use 0-ohm resistors or variable supply to provide 1.8V or 2.5V to =PP1V8R2V5_ENET_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
- Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)

SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	35	92

D

C

B

A

D

C


B

A

ENET Enable Generation

"ENET" = "S0" || ("S3" && "AC" && "WOL_EN")

NOTE: S3 term is guaranteed by source of R3800 & Q3810, MUST BE S3 RAIL.




3.3V ENET FET

CRITICAL
Q3810
NTR4101P
SOT-23

WLAN Enable Generation


"WLAN" = "S0" || ("S3" && "AC" && "WOW_EN")

NOTE: S3 term is guaranteed by FET & pull-up source, MUST BE S3 RAIL.




Yukon AVDDL LDO

1.9V for Yukon Ultra, 2.5V for Yukon EC
Yukon Ultra requires 1.9V on its magnetics to pass compliance tests



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0363	1	RES, 31.6K, 1%, 1/16W, 402, LF	R3855		YUKON_EC

Yukon Crystal



Yukon Power Control

SYNC_MASTER=T9_NOME SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	36	92


Page Notes

Power aliases required by this page:
- =GND_CHASSIS_ENET

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7431

REV.

A.0.0

SCALE


NONE

SHT

37

OF

92



FireWire Link (TSB83AA22)

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	38	92



FireWire PHY (TSB83AA22)

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	39	92


Page Notes

Power aliases required by this page:
- =PPBUS_S5_FWPWSW (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
- FW_PORT_FAULT_PU

FireWire Port Power Switch



Current Limit/Active Late-VG Protection



Current Limits
0.020 ohm => 2.4A
0.025 ohm => 2A
0.030 ohm => 1.66A (Ideal)
0.033 ohm => 1.5A

MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

FireWire Port Power

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	40	92





IDE (ODD) Connector

Unused SATA Ports

PATA Connector

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	42	92


Port Power Switch



Right USB Port



USB/SMC Debug Mux



External USB Connector

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	43	92

D



B

A

D

C

B

A

SYNC_MASTER=M87_MLB	SYNC_DATE=08/28/2007
---------------------	----------------------

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

	SIZE	DRAWING NUMBER
--	------	----------------

SCALE	SHT	OF
	44	63

SCALE	SHT	OF
NONE	44	92

D




Diagram showing the pinout for the SMC_H8S2116 (U4900) component. The component is labeled U4900, SMC_H8S2116, BGA, (4 0F 4). The pins are numbered 1 to 22, with NC (Not Connected) indicated for pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, and 22. The connections are as follows:

Pin	Label	Connection
1	NC	
2	NC	
3	NC	
4	NC	
5	NC	
6	NC	
7	NC	
8	NC	
9	NC	
10	NC	
11	NC	
12	NC	
13	NC	
14	NC	
15	NC	
16	NC	
17	NC	
18	NC	
19	NC	
20	NC	
21	NC	
22	NC	

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7431		A.0.0
	SCALE	SHT	OF	
	NONE	45	92	





CPU Voltage Sense / Filter

PBUS Voltage Sense & Filter

GPU Voltage Sense / Filter

1.8V FB Current Sense Filter

CPU Current Sense Filter

DCIN Current Sense Filter

Battery (PBUS) Current Sense Filter

NB Core Current Sense Filter

GPU Current Sense Filter

NB 1.8V Current Sense Filter

S0/GPU 1.25V Current Sense Filter

Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits

Current & Voltage Sensing

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	49	92



GPU VCore Current Sense

Current Sensing

SYNC_MASTER=MASTER

SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 051-7431		REV. A.0.0
	SCALE NONE	SHT 50	OF 92

The schematic diagram illustrates the internal components and connections of the CPU module. Key components and their connections are as follows:

- U5570 CPU:** The central component, labeled U5570 EMC1403-1-AIZL TSSOP. It has pins for VDD, GND, DP1, DN1, DP2, DN2, THERM*, ALERT*, SMDATA, and SMCLK.
- Power and Ground:**
 - PP3V3 S0: Power input at pin 1.
 - GND: Ground connections at pins 6, 45, 48, 53, and 88.
- Sensors:**
 - TC0D (CPU_THERMD_P):** A temperature sensor connected to pin 2 (THERM*) and pin 10 (ALERT*). It includes a 5% 1/16W 402 resistor and a 0.0022uF capacitor.
 - TC0P (CPU_THERMD_N):** A temperature sensor connected to pin 3 (THERM*) and pin 10 (ALERT*). It includes a 5% 1/16W 402 resistor and a 0.0022uF capacitor.
 - Th2H (BM02B-ACHKS-GAN-TF-LF-SN-M):** A thermal diode connected to pin 7 (THERM*) and pin 10 (ALERT*). It includes a 5% 1/16W 402 resistor and a 0.0022uF capacitor.
- Other Components:**
 - C5570:** A 0.1uF capacitor connected to pins 1 and 2.
 - R5571:** A 10K resistor connected to pins 1 and 2.
 - R5572:** A 10K resistor connected to pins 1 and 2.
 - 518S0487:** A component connected to pins 1 and 2.
- Labels and Notes:**
 - (TC0D):** Label for the CPU_THERMD_P sensor.
 - (Th2H):** Label for the BM02B-ACHKS-GAN-TF-LF-SN-M thermal diode.
 - (Reserved for CPU heatpipe sensor):** A note indicating the location for a future heatpipe sensor.
 - NB Thermal Diodes Not Used:** A note indicating that thermal diodes are not used in this configuration.

(Th1H)

Placement note:
Place on left side of fan cutout.

(Th0H)

(TG0H)

Placement note:
Place near GPU

Placement note:
Keep 2 caps as close to connectors as possible

Placement note:
Keep 2 caps as close to IC pins as possible

Component List:

Ref	Value	Footprint	Notes
J5510	BM02B-ACHKS-GAN-TF-LF-SN-M	M-RT-SM	CRITICAL
J5520	BM02B-ACHKS-GAN-TF-LF-SN-M	M-RT-SM	CRITICAL
U5500	EMC1403-1-AIZL	TSSOP	CRITICAL
C5510	18PF	50V CERM 402	NO STUFF
C5511	0.0022uF	50V CERM 402	SIGNAL_MODEL=EMPTY
C5520	18PF	50V CERM 402	NO STUFF
C5521	0.0022uF	50V CERM 402	SIGNAL_MODEL=EMPTY
C5500	0.1uF	50V CERM 402	
R5500	47	1/16W MF-LF 402	
R5501	10K	1/16W MF-LF 402	
R5502	10K	1/16W MF-LF 402	

Pin Connections:

- J5510: 1, 2, 3, 4
- J5520: 1, 2, 3, 4
- U5500: 1 (VDD), 2 (DP1), 3 (DN1), 4 (DP2), 5 (DN2), 6 (GND), 7 (THERM*), 8 (ALERT*), 9 (SMBDATA), 10 (SMBCLK)
- Connectors: 34, 45, 48, 81, 88

Diagram illustrating the GPU_TG0P power plane connection and components.


Components and Connections:

- GPU_TG0T Side:**
 - GPU_TDIODE_P (Diode)
 - R5560 (Resistor)
 - C5560 (Capacitor)
 - GPU_TG0T (Power Plane)
- GPU_TG0P Side:**
 - GPU_TDIODE_N (Diode)
 - R5552 (Resistor)
 - C5550 (Capacitor)
 - U5550 (Temperature Sensor)
 - GPU_TG0P (Power Plane)

Placement note: Place U5550 near GPU.

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7431		A.0.0
	SCALE	SHT		OF
	NONE	51		92





Fan Connectors

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D


DRAWING NUMBER
051-7431

REV.
A.0.0

SCALE
NONE

SHT
52

OF
92



D

C

B

A

D

C

B

A

8

7

6

5


4

3


2

1


Left ALS Filter



Right ALS Circuit



Keyboard LED Driver



ALS Support

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7431

REV.

A.0.0

SCALE

NONE

SHT

54

OF

92

8

7

6


5

4

3

2

1




I2C addresses:

ADDR low => 0x30, 0x31


ADDR high => 0x32, 0x33


Alias SCL/SDA to GND if using analog outputs only

Desired orientation when
placed on board top-side:



Desired orientation when
placed on board bottom-side:







SPI BootROM		
SYNC_MASTER=T9_NOME		SYNC_DATE=01/25/2007
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SCALE NONE	SIZE D	DRAWING NUMBER 051-7431
	SHT 56	OF 92
REV. A.0.0		

APPLE INC.	REV. A.0.0
------------	---------------


DC-In Connector



Battery Connector



Inrush Limiter



NOTE: R6910 is on LIO.
System must provide 10K-70K impedance
to A52 adapter for system load detection.
REQ of R6910 (on LIO), R6912, & R6913 is 36.9K.

$$V_{ref} = 3.42V * (R2a / (R1a + R2a))$$
$$V_{th} = (V_{ref} / (R2b / (R1b + R2b)))$$
$$V_{ref} = 1.23V$$
$$V_{th} = 13.0V$$

Assuming 1% variance for R6910-R6915 and 3.42V:
Worst case Vth: min:12.47V, max: 13.54V

DC-In & Battery Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	57	92





DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	0	0	1-Phase	DCM

IMVP6 CPU VCore Regulator

SYNC_MASTER=MASTER SYNC_DATE=MASTER


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	59	92



1.25V / 1.05V Power Supply

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	61	92



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0346	1	RES,MTL FILM,21.5K,1%,0402,SM,LF	R7520	CRITICAL	P1V8S3_1V825

1.8V DDR2 Supply

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7431 REV. A.0.0

SCALE NONE SHT 62 OF 92



1.5V Power Supply

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 63	OF 92

3.3V FW PHY Supply



1.95V FW PHY Supply



FW PHY Power Supplies

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7431

REV.

A.0.0

SCALE

NONE

SHT

64

OF

92

Power Control Signals

3.425V "G3Hot" Supply

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

Supply needs to guarantee 3.31V delivered to SMC Vref generator

G84M GPU requires rails to come up in the following order:
1) 1.2V
2) 3.3V
3) Vcore
4) 1.8V

Vout = 3.425
200mA max output
(Switcher limit)

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

Unused PG00D Signals

TP_P1V25ENET_PG00D = TP_P1V25ENET_PG00D
TP_P1V8_S0GPU_PG00D = TP_P1V8_S0GPU_PG00D

1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation


NOTE: 0.9V is not checked!
Other S0 Rails PWRGD Circuit

3.425V G3Hot Supply & Power Control
SYNC_MASTER=M87_MLB SYNC_DATE=09/26/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
SCALE NONE	SHT 65	OF 92







 APPLE INC.	SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT OF 66 92	

Power aliases required by this page:
 =PP1V2_GPU_PEX_PLLXVDD
 =PP1V2_GPU_PEX_IOVDDQ
 =PP1V2_GPU_PEX_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



	00 00 00 00	00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00
--	-------------	-------------------------	-------------------------




1

Power aliases required by this page:
 - =PPVCORE_GPU
 - =PP1V8_GPU_FBVDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
SCALE NONE	SHT 68 OF 92	


Page Notes

Power aliases required by this page:

- =PP1V2_GPU_FBPLLAVDD
- =PP1V8_GPU_FBI0

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



NV G84M Frame Buffer I/F

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	69	92






Page Notes

Power aliases required by this page:
- =PP3V3_GPU_VDD33
- =PP3V3_GPI_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_H_PLLVDD
- =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



NV G84M GPIO/MIO/Misc

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	72	92

Page Notes

Power aliases required by this page:

- =PP1V8_GPU_IFPX
- =PP3V3_GPU_IFPCD_IOVDD
- =PP3V3_GPU_DAC

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Sum of peak currents: 240mA

PP1V8_S0GPU_ISNS

L8800
FERR-220-OHM
0402

20mA peak per diff pair
160mA peak for all pairs

C8800 4.7UF 20V 603
C8801 0.1UF 20V 402
C8803 0.1UF 20V 402

Place at AF9 Place at AF8

PP1V8_GPU_IFPAB_IOVDD F
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=1.8V

L8805
FERR-220-OHM
0402

40mA peak

C8805 4.7UF 20V 603
C8806 0.1UF 20V 402

PP1V8_GPU_IFPAB_PLLVDD F
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=1.8V

GPU_IFPAB_VPROBE
GPU_IFPAB_RSET

L8810
FERR-220-OHM
0402

20mA peak per diff pair
200mA peak for all pairs

C8810 4.7UF 20V 603
C8811 0.1UF 20V 402
C8813 0.1UF 20V 402

Place at AD6 Place at AE7

PP3V3_GPU_IFPCD_IOVDD F
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=3.3V

L8815
FERR-220-OHM
0402

40mA peak

C8815 4.7UF 20V 603
C8816 0.1UF 20V 402

PP1V8_GPU_IFPCD_PLLVDD F
MIN LINE WIDTH=0.3 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=1.8V

GPU_IFPCD_VPROBE
GPU_IFPCD_RSET

Sum of peak currents: 390mA

PP3V3_S0GPU

L8820
FERR-220-OHM
0402

120mA peak

C8820 4.7UF 20V 603
C8821 0.1UF 20V 402

PP3V3_GPU_DACA_VDD F
MIN LINE WIDTH=0.35 mm
MIN NECK WIDTH=0.25 mm
VOLTAGE=3.3V

GPU_DACA_VREF
GPU_DACA_RSET

L8830
FERR-220-OHM
0402

150mA peak

C8830 4.7UF 20V 603
C8831 0.1UF 20V 402

PP3V3_GPU_DACB_VDD F
MIN LINE WIDTH=0.35 mm
MIN NECK WIDTH=0.25 mm
VOLTAGE=3.3V

GPU_DACB_VREF
GPU_DACB_RSET

NO STUFF
L8840
FERR-220-OHM
0402

120mA peak

C8845 4.7UF 20V 603
C8840 4.7UF 20V 603
C8841 0.1UF 20V 402

PP3V3_GPU_DACC_VDD F
MIN LINE WIDTH=0.35 mm
MIN NECK WIDTH=0.25 mm
VOLTAGE=3.3V

GPU_DACC_VREF
GPU_DACC_RSET

GPU_PANEL_DDC_CLK
GPU_PANEL_DDC_DATA
GPU_I2CH_SCL
GPU_I2CH_SDA
SMBUS_SMC_0_S0_SCL
SMBUS_SMC_0_S0_SDA

I2CS must be pulled up if not used
I2CS addr fixed at 0x9E,0x9F

OMIT

U8000
NB8P-GS-W-A2
BGA
(5 OF 8)

IFPA_TXC_AK9
IFPA_TXC_L_AJ9
IFPA_TXD0_L_AH6
IFPA_TXD0_L_AJ6
IFPA_TXD1_AH8
IFPA_TXD1_L_AH7
IFPA_TXD2_L_AJ8
IFPA_TXD2_L_AK8
IFPA_TXD3_AJ5
IFPA_TXD3_L_AH5

LVDS_L_CLK_P
LVDS_L_CLK_N
LVDS_L_DATA_P<0>
LVDS_L_DATA_N<0>
LVDS_L_DATA_P<1>
LVDS_L_DATA_N<1>
LVDS_L_DATA_P<2>
LVDS_L_DATA_N<2>
NC_LVDS_L_DATAP<3>
NC_LVDS_L_DATAN<3>

IFPB_TXC_AK4
IFPB_TXC_L_AL4
IFPB_TXD4_L_AM6
IFPB_TXD4_L_AM5
IFPB_TXD5_L_AM7
IFPB_TXD5_L_AL7
IFPB_TXD6_L_AK6
IFPB_TXD6_L_AK5
IFPB_TXD7_AK7
IFPB_TXD7_L_AL8

LVDS_U_CLK_P
LVDS_U_CLK_N
LVDS_U_DATA_P<0>
LVDS_U_DATA_N<0>
LVDS_U_DATA_P<1>
LVDS_U_DATA_N<1>
LVDS_U_DATA_P<2>
LVDS_U_DATA_N<2>
NC_LVDS_U_DATAP<3>
NC_LVDS_U_DATAN<3>

IFPC_TXC_AE2
IFPC_TXC_L_AE1
IFPC_TXD1_AE1
IFPC_TXD1_L_AF1
IFPC_TXD2_AE1
IFPC_TXD2_L_AH1

TMDS_CLK_P
TMDS_CLK_N
TMDS_DATA_P<0>
TMDS_DATA_N<0>
TMDS_DATA_P<1>
TMDS_DATA_N<1>
TMDS_DATA_P<2>
TMDS_DATA_N<2>

IFPD_TXC_AG3
IFPD_TXC_L_AH2
IFPD_TXD4_AK1
IFPD_TXD4_L_AJ1
IFPD_TXD5_AL2
IFPD_TXD5_L_AL1
IFPD_TXD6_AJ2
IFPD_TXD6_L_AJ3

NC_GPU_IFPD_CLK_P
NC_GPU_IFPD_CLK_N
TMDS_DATA_P<3>
TMDS_DATA_N<3>
TMDS_DATA_P<4>
TMDS_DATA_N<4>
TMDS_DATA_P<5>
TMDS_DATA_N<5>

DACA_RED_AH11
DACA_GREEN_AJ12
DACA_BLUE_AH12

GPU_VGA_R
GPU_VGA_G
GPU_VGA_B

DACA_HSYNC_AF10
DACA_VSYNC_AK10

GPU_VGA_HSYNC
GPU_VGA_VSYNC

DACB_RED_R6
DACB_GREEN_T5
DACB_BLUE_T6

GPU_TV_C
GPU_TV_Y
GPU_TV_COMP

DACC_RED_AF6
DACC_GREEN_AG6
DACC_BLUE_AE5

NC_GPU_CS
NC_GPU_R2
NC_GPU_G2
NC_GPU_B2

DACC_HSYNC_AG7
DACC_VSYNC_AG5

NC_GPU_H2SYNC
NC_GPU_V2SYNC

Composite/S-Video	VGA	Component
C	R	Pr
Y	G	Y
Comp	B	Pb

NV G84M Video Interfaces

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	74	92

GPU VCore Regulator



GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	0	0	1	1.05575V	M87,M88	M87	-
0	1	1	0	1.13300V	-	M88	M87
0	0	1	0	1.23600V	-	-	M88

Other VID states may not be valid

M87/M88 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_1P23V	GPUVID3_0, GPUVID2_0, GPUVID1_1, GPUVID0_0
GPUVID_1P13V	GPUVID3_0, GPUVID2_1, GPUVID1_1, GPUVID0_0
GPUVID_1P05V	GPUVID3_1, GPUVID2_0, GPUVID1_0, GPUVID0_1

GPU (G84M) Core Supply

SYNC_MASTER=M87_MLB SYNC_DATE=09/26/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	75	92



LVD

SVDS

Display

Connector

SYNC_MASTER=MASTER

SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE		SHT	OF
NONE		76	92

Page Notes

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



GDDR3 Frame Buffer A (Bot)

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	77	92

Page Notes


Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)




1.8V Frame Buffer Regulator




1.8V FB Power Supply
SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 79	OF 92





Project Specific Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE		SHT	OF
NONE		81	92



LCD Backlight Support

SYNC_MASTER=M87_LI0

SYNC_DATE=12/06/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	NONE	SHT	82 OF 92

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SELECTOR
MEM_CLK	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_DATA	*	*	MEM_20THER
MEM_DQS	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM_*-style wildcards!

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK P<2..0>	16 31
		MEM_70D	MEM_CLK	MEM_CLK N<2..0>	16 31
	MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_CKE<1..0>	16 31 33
	MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_CS L<1..0>	16 31 33
	MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_ODT<1..0>	16 31 33
	MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A A<14..0>	16 17 31 33
	MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A BS<2..0>	17 31 33
	MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A RAS L	17 31 33
	MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A CAS L	17 31 33
	MEM_A_CMD	MEM_55S	MEM_CMD	MEM A WE L	17 31 33
	MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<7..0>	17 31
	MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<15..8>	17 31
	MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<23..16>	17 31
	MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<31..24>	17 31
	MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<39..32>	17 31
	MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<47..40>	17 31
	MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<55..48>	17 31
	MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<63..56>	17 31
	MEM_A_DM0	MEM_55S	MEM_DATA	MEM A DM<0>	17 31
	MEM_A_DM1	MEM_55S	MEM_DATA	MEM A DM<1>	17 31
	MEM_A_DM2	MEM_55S	MEM_DATA	MEM A DM<2>	17 31
	MEM_A_DM3	MEM_55S	MEM_DATA	MEM A DM<3>	17 31
	MEM_A_DM4	MEM_55S	MEM_DATA	MEM A DM<4>	17 31
	MEM_A_DM5	MEM_55S	MEM_DATA	MEM A DM<5>	17 31
	MEM_A_DM6	MEM_55S	MEM_DATA	MEM A DM<6>	17 31
	MEM_A_DM7	MEM_55S	MEM_DATA	MEM A DM<7>	17 31
	MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>	17 31
		MEM_85D	MEM_DQS	MEM A DQS N<0>	17 31
	MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>	17 31
		MEM_85D	MEM_DQS	MEM A DQS N<1>	17 31
	MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>	17 31
		MEM_85D	MEM_DQS	MEM A DQS N<2>	17 31
	MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>	17 31
		MEM_85D	MEM_DQS	MEM A DQS N<3>	17 31
	MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>	17 31
		MEM_85D	MEM_DQS	MEM A DQS N<4>	17 31
	MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>	17 31
		MEM_85D	MEM_DQS	MEM A DQS N<5>	17 31
	MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>	17 31
		MEM_85D	MEM_DQS	MEM A DQS N<6>	17 31
	MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>	17 31
		MEM_85D	MEM_DQS	MEM A DQS N<7>	17 31
	MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK P<5..3>	16 32
		MEM_70D	MEM_CLK	MEM_CLK N<5..3>	16 32
	MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_CKE<4..3>	16 32 33
	MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_CS L<3..2>	16 32 33
	MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	16 32 33
	MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<14..0>	16 17 32 33
	MEM_B_CMD	MEM_55S	MEM_CMD	MEM B BS<2..0>	17 32 33
	MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS L	17 32 33
	MEM_B_CMD	MEM_55S	MEM_CMD	MEM B CAS L	17 32 33
	MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE L	17 32 33
	MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<7..0>	17 32
	MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<15..8>	17 32
	MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<23..16>	17 32
	MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<31..24>	17 32
	MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<39..32>	17 32
	MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<47..40>	17 32
	MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<55..48>	17 32
	MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<63..56>	17 32
	MEM_B_DM0	MEM_55S	MEM_DATA	MEM B DM<0>	17 32
	MEM_B_DM1	MEM_55S	MEM_DATA	MEM B DM<1>	17 32
	MEM_B_DM2	MEM_55S	MEM_DATA	MEM B DM<2>	17 32
	MEM_B_DM3	MEM_55S	MEM_DATA	MEM B DM<3>	17 32
	MEM_B_DM4	MEM_55S	MEM_DATA	MEM B DM<4>	17 32
	MEM_B_DM5	MEM_55S	MEM_DATA	MEM B DM<5>	17 32
	MEM_B_DM6	MEM_55S	MEM_DATA	MEM B DM<6>	17 32
	MEM_B_DM7	MEM_55S	MEM_DATA	MEM B DM<7>	17 32
	MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	17 32
		MEM_85D	MEM_DQS	MEM B DQS N<0>	17 32
	MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>	17 32
		MEM_85D	MEM_DQS	MEM B DQS N<1>	17 32
	MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>	17 32
		MEM_85D	MEM_DQS	MEM B DQS N<2>	17 32
	MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>	17 32
		MEM_85D	MEM_DQS	MEM B DQS N<3>	17 32
	MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>	17 32
		MEM_85D	MEM_DQS	MEM B DQS N<4>	17 32
	MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>	17 32
		MEM_85D	MEM_DQS	MEM B DQS N<5>	17 32
	MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>	17 32
		MEM_85D	MEM_DQS	MEM B DQS N<6>	17 32
	MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>	17 32
		MEM_85D	MEM_DQS	MEM B DQS N<7>	17 32

Memory Constraints

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D

NUMBER
051-7431

REV.	
A.0.0	

SCALE	
NONE	

SHT	85	OF	92
-----	----	----	----

Disk Interface Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
	PHYSICAL	SPACING	
IDF_PDD	IDF_55S	IDF	IDF_PDD<15...0>
IDF_PDA	IDF_55S	IDF	IDF_PDA<2...0>
IDF_PDCS	IDF_55S	IDF	IDF_PDCS1_L
IDF_PDCS	IDF_55S	IDF	IDF_PDCS3_L
IDF_CN1L	IDF_55S	IDF	IDF_PDIOW_L
IDF_PD1OR_L	IDF_55S	IDF	IDF_PD1OR_L
IDF_CN1L	IDF_55S	IDF	IDF_PDDACK_L
IDF_CN1I	IDF_55S	IDF	IDF_PDDRQ0
IDF_PD1ORDY	IDF_55S	IDF	IDF_PD1ORDY
IDF_TRQ14	IDF_55S	IDF	IDF_TRQ14
IDF_RST_I	IDF_55S	IDF	ODD_RST_5VTOL_L
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_P
	SATA_100D	SATA	SATA_A_R2D_C_N
	SATA_100D	SATA	SATA_A_R2D_P
	SATA_100D	SATA	SATA_A_R2D_N
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_P
	SATA_100D	SATA	SATA_A_D2R_N
	SATA_100D	SATA	SATA_A_D2R_C_P
	SATA_100D	SATA	SATA_A_D2R_C_N
SATA_B_R2D	SATA_100D	SATA	TP_SATA_B_R2DP
	SATA_100D	SATA	TP_SATA_B_R2DN
	SATA_100D	SATA	SATA_B_R2D_P
	SATA_100D	SATA	SATA_B_R2D_N
SATA_B_D2R	SATA_100D	SATA	TP_SATA_B_D2RP
	SATA_100D	SATA	TP_SATA_B_D2RN
	SATA_100D	SATA	SATA_B_D2R_C_P
	SATA_100D	SATA	SATA_B_D2R_C_N
SATA_C_R2D	SATA_100D	SATA	TP_SATA_C_R2DP
	SATA_100D	SATA	TP_SATA_C_R2DN
	SATA_100D	SATA	SATA_C_R2D_P
	SATA_100D	SATA	SATA_C_R2D_N
SATA_C_D2R	SATA_100D	SATA	TP_SATA_C_D2RP
	SATA_100D	SATA	TP_SATA_C_D2RN
	SATA_100D	SATA	SATA_C_D2R_C_P
	SATA_100D	SATA	SATA_C_D2R_C_N
SATA_RB1AS	SATA_55S		SATA_RB1AS
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK
	HDA_55S	HDA	HDA_BIT_CLK_R
HDA_SYNC	HDA_55S	HDA	HDA_SYNC
	HDA_55S	HDA	HDA_SYNC_R
HDA_RST_I	HDA_55S	HDA	HDA_RST_L
	HDA_55S	HDA	HDA_RST_L_R
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0
	HDA_55S	HDA	HDA_SDIN_CODEC
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT
	HDA_55S	HDA	HDA_SDOUT_R
USB_EXT_A	USB_90D	USB	USB_EXT_A_P
	USB_90D	USB	USB_EXT_A_N
	USB_90D	USB	USB_EXT_A_MUXED_P
	USB_90D	USB	USB_EXT_A_MUXED_N
USB_MINI_T	USB_90D	USB	USB_MINI_P
	USB_90D	USB	USB_MINI_N
USB_EXT_D	USB_90D	USB	TP_USB_EXTDP
	USB_90D	USB	TP_USB_EXTDN
USB_CAMERA	USB_90D	USB	USB_CAMERA_P
	USB_90D	USB	USB_CAMERA_N
USB_BT	USB_90D	USB	USB_BT_P
	USB_90D	USB	USB_BT_N
USB_TPAD	USB_90D	USB	USB_TPAD_P
	USB_90D	USB	USB_TPAD_N
USB_TR	USB_90D	USB	USB_IR_P
	USB_90D	USB	USB_IR_N
USB_EXT_B	USB_90D	USB	USB_EXTB_P
	USB_90D	USB	USB_EXTB_N
USB_EXCARD	USB_90D	USB	USB_EXCARD_P
	USB_90D	USB	USB_EXCARD_N
USB_EXTC	USB_90D	USB	USB_EXTC_P
	USB_90D	USB	USB_EXTC_N
USB_RB1AS	USB_60S		USB_RB1AS
SMB_SB_SCL	SMB_55S	SMB	SMBUS_SB_SCL
SMB_SB_SDA	SMB_55S	SMB	SMBUS_SB_SDA
SMB_SB_ME_SCL	SMB_55S	SMB	SMBUS_SB_ME_SCL
SMB_SB_ME_SDA	SMB_55S	SMB	SMBUS_SB_ME_SDA
SPI_SCLK	SPI_55S	SPI	SPI_SCLK_R
	SPI_55S	SPI	SPI_SCLK
	SPI_55S	SPI	SPI_A_SCLK_R
	SPI_55S	SPI	SPI_B_SCLK_R
SPI_SI	SPI_55S	SPI	SPI_SI_R
	SPI_55S	SPI	SPI_SI
	SPI_55S	SPI	SPI_A_SI_R
	SPI_55S	SPI	SPI_B_SI_R
SPI_SO	SPI_55S	SPI	SPI_SO
	SPI_55S	SPI	SPI_A_SO_R
	SPI_55S	SPI	SPI_B_SO
	SPI_55S	SPI	SPI_B_SO_R
SPI_CF_I0	SPI_55S	SPI	SPI_CE_R_L<0>
	SPI_55S	SPI	SPI_CE_L<0>
SPI_CF_I1	SPI_55S	SPI	SPI_CE_R_L<1>
	SPI_55S	SPI	SPI_CE_L<1>

SB Constraints (1 of 2)

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
SCALE NONE	SHT 86	OF 92



APPLE INC.

SIZE
D

SIZE	DRAWING NUMBER
------	----------------

REV.	
------	--

SCALE

SHT	96
-----	----

92



PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	=STANDARD	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MILS	?

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	PCI_AD	PCI_55S	PCI	PCI_AD<18..0>
	PCI_AD19	PCI_55S	PCI	PCI_AD<19>
	PCI_AD20	PCI_55S	PCI	PCI_AD<20>
	PCI_AD	PCI_55S	PCI	PCI_AD<31..21>
	PCI_AD	PCI_55S	PCI	PCI_PAR
	PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>
	PCI_CNTL	PCI_55S	PCI	PCI_IRDY_L
	PCI_CNTL	PCI_55S	PCI	PCI_DVSEL_L
	PCI_CNTL	PCI_55S	PCI	PCI_PERR_L
	PCI_LOCK_L	PCI_55S	PCI	PCI_LOCK_L
	PCI_CNTL	PCI_55S	PCI	PCI_SERR_L
	PCI_CNTL	PCI_55S	PCI	PCI_STOP_L
	PCI_CNTL	PCI_55S	PCI	PCI_TRDY_L
	PCI_CNTL	PCI_55S	PCI	PCI_FRAME_L
	PCI_FW_REQ_L	PCI_55S	PCI	PCI_FW_REQ_L
	PCI_FW_GNT_L	PCI_55S	PCI	PCI_FW_GNT_L
	PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L
	PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L
	PCI_REQ2_L	PCI_55S	PCI	PCI_REQ2_L
	PCI_GNT2_L	PCI_55S	PCI	PCI_GNT2_L
	INT_PIRQA_L	PCI_55S	PCI	INT_PIRQA_L
	INT_PIRQB_L	PCI_55S	PCI	INT_PIRQB_L
	INT_PIRQC_L	PCI_55S	PCI	INT_PIRQC_L
	INT_PIRQD_L	PCI_55S	PCI	INT_PIRQD_L
	INT_PIRQF_L	PCI_55S	PCI	INT_PIRQF_L
	PCIE_A_R2D	PCIE_100D	PCIE	PCIE_A_R2D_C_P
		PCIE_100D	PCIE	PCIE_A_R2D_C_N
	PCIE_A_D2R	PCIE_100D	PCIE	PCIE_A_D2R_P
		PCIE_100D	PCIE	PCIE_A_D2R_N
	PCIE_B_R2D	PCIE_100D	PCIE	PCIE_B_R2D_C_P
		PCIE_100D	PCIE	PCIE_B_R2D_C_N
	PCIE_B_D2R	PCIE_100D	PCIE	PCIE_B_D2R_P
		PCIE_100D	PCIE	PCIE_B_D2R_N
	PCIE_EXCARD_R2D	PCIE_100D	PCIE	PCIE_EXCARD_R2D_C_P
		PCIE_100D	PCIE	PCIE_EXCARD_R2D_C_N
	PCIE_EXCARD_D2R	PCIE_100D	PCIE	PCIE_EXCARD_D2R_P
		PCIE_100D	PCIE	PCIE_EXCARD_D2R_N
	PCIE_FW_R2D	PCIE_100D	PCIE	PCIE_FW_R2D_C_P
		PCIE_100D	PCIE	PCIE_FW_R2D_C_N
	PCIE_FW_D2R	PCIE_100D	PCIE	PCIE_FW_D2R_P
		PCIE_100D	PCIE	PCIE_FW_D2R_N
	PCIE_MINI_R2D	PCIE_100D	PCIE	PCIE_MINI_R2D_C_P
		PCIE_100D	PCIE	PCIE_MINI_R2D_C_N
	PCIE_MINI_D2R	PCIE_100D	PCIE	PCIE_MINI_D2R_P
		PCIE_100D	PCIE	PCIE_MINI_D2R_N
	GLAN_COMP			GLAN_COMP
	CLINK_NB	CLINK_55S	CLINK	CLINK_NB_CLK
	CLINK_NB	CLINK_55S	CLINK	CLINK_NB_DATA
	CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK_NB_RESET_L
	CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_CLK
	CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_DATA
	CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK_WLAN_RESET_L
	NB_CLINK_VREF	CLINK_12MTI	CLINK_VREF	NB_CLINK_VREF
	SB_CLINK_VREF0	CLINK_12MTI	CLINK_VREF	SB_CLINK_VREF0
	SB_CLINK_VREF1	CLINK_12MTI	CLINK_VREF	SB_CLINK_VREF1
	PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE_ENET_R2D_C_P
		PCIE_100D	PCIE	PCIE_ENET_R2D_C_N
		PCIE_100D	PCIE	PCIE_ENET_R2D_P
		PCIE_100D	PCIE	PCIE_ENET_R2D_N
	PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE_ENET_D2R_P
		PCIE_100D	PCIE	PCIE_ENET_D2R_N
		PCIE_100D	PCIE	PCIE_ENET_D2R_C_P
		PCIE_100D	PCIE	PCIE_ENET_D2R_C_N
	ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<0>
		ENET_100D	ENET_MDI	ENET_MDI_P<0>
	ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<1>
		ENET_100D	ENET_MDI	ENET_MDI_P<1>
	ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<2>
		ENET_100D	ENET_MDI	ENET_MDI_P<2>
	ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<3>
		ENET_100D	ENET_MDI	ENET_MDI_P<3>

SB Constraints (2 of 2)

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D

SIZE	DRAWING NUMBER
D	051-74

REV.	
A.0.0	

SCALE	NONE
-------	------

SHT	8
-----	---

OF 92

8		7		6		5		4		3		2		1	
M75 Board-Specific Spacing & Physical Constraints															
BOARD LAYERS						BOARD AREAS			BOARD UNITS (ALL OF MM)		ALLEGRA OVERSIGHT				
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM						NO_TYPE, BGA			MM		15.5.1				
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
DEFAULT		*	Y	=55_OHM_SE		=55_OHM_SE		30 MM		0 MM		0 MM			
STANDARD		*	Y	=DEFAULT		=DEFAULT		12.7 MM		=DEFAULT		=DEFAULT			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
55_OHM_SE		TOP, BOTTOM	Y	0.100 MM		0.100 MM									
55_OHM_SE		ISL2, ISL11	Y	0.250 MM		0.076 MM									
55_OHM_SE		*	Y	0.076 MM		0.076 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
50_OHM_SE		TOP, BOTTOM	Y	0.125 MM		0.125 MM									
50_OHM_SE		*	Y	0.090 MM		0.090 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
46_OHM_SE		TOP, BOTTOM	Y	0.126 MM		0.126 MM									
46_OHM_SE		*	Y	0.100 MM		0.100 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
45_OHM_SE		TOP, BOTTOM	Y	0.150 MM		0.150 MM									
45_OHM_SE		*	Y	0.105 MM		0.105 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
40_OHM_SE		TOP, BOTTOM	Y	0.185 MM		0.185 MM									
40_OHM_SE		*	Y	0.131 MM		0.131 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
27P4_OHM_SE		TOP, BOTTOM	Y	0.335 MM		0.335 MM									
27P4_OHM_SE		*	Y	0.240 MM		0.240 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
70_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
70_OHM_DIFF		ISL3, ISL4	Y	0.149 MM		0.149 MM				0.125 MM		0.125 MM			
70_OHM_DIFF		ISL9, ISL10	Y	0.149 MM		0.149 MM				0.125 MM		0.125 MM			
70_OHM_DIFF		ISL2, ISL11	Y	0.185 MM		0.185 MM				0.125 MM		0.125 MM			
70_OHM_DIFF		TOP, BOTTOM	Y	0.185 MM		0.185 MM				0.125 MM		0.125 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
80_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
80_OHM_DIFF		ISL3, ISL4	Y	0.115 MM		0.115 MM				0.125 MM		0.125 MM			
80_OHM_DIFF		ISL9, ISL10	Y	0.115 MM		0.115 MM				0.125 MM		0.125 MM			
80_OHM_DIFF		ISL2, ISL11	Y	0.140 MM		0.140 MM				0.125 MM		0.125 MM			
80_OHM_DIFF		TOP, BOTTOM	Y	0.140 MM		0.140 MM				0.125 MM		0.125 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
85_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
85_OHM_DIFF		ISL3, ISL4	Y	0.101 MM		0.101 MM				0.125 MM		0.125 MM			
85_OHM_DIFF		ISL9, ISL10	Y	0.101 MM		0.101 MM				0.125 MM		0.125 MM			
85_OHM_DIFF		ISL2, ISL11	Y	0.125 MM		0.125 MM				0.125 MM		0.125 MM			
85_OHM_DIFF		TOP, BOTTOM	Y	0.125 MM		0.125 MM				0.125 MM		0.125 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
90_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
90_OHM_DIFF		ISL3, ISL4	Y	0.102 MM		0.102 MM				0.220 MM		0.220 MM			
90_OHM_DIFF		ISL9, ISL10	Y	0.102 MM		0.102 MM				0.220 MM		0.220 MM			
90_OHM_DIFF		ISL2, ISL11	Y	0.130 MM		0.130 MM				0.220 MM		0.220 MM			
90_OHM_DIFF		TOP, BOTTOM	Y	0.130 MM		0.130 MM				0.220 MM		0.220 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
100_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
100_OHM_DIFF		ISL3, ISL4	Y	0.080 MM		0.080 MM				0.200 MM		0.200 MM			
100_OHM_DIFF		ISL9, ISL10	Y	0.080 MM		0.080 MM				0.200 MM		0.200 MM			
100_OHM_DIFF		ISL2, ISL11	Y	0.099 MM		0.099 MM				0.200 MM		0.200 MM			
100_OHM_DIFF		TOP, BOTTOM	Y	0.099 MM		0.099 MM				0.200 MM		0.200 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
110_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL2, ISL11	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
8		7		6		5		4		3		2		1	

SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING		WEIGHT
DEFAULT		*	0.1 MM		?
STANDARD		*	=DEFAULT		?
BGA_P1MM		*	=DEFAULT		?
BGA_P2MM		*	=DEFAULT		?
BGA_P3MM		*	=DEFAULT		?
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING		WEIGHT
1.5:1_SPACING		*	0.15 MM		?
1.8:1_SPACING		*	0.18 MM		?
2:1_SPACING		*	0.2 MM		?
2.5:1_SPACING		*	0.25 MM		?
3:1_SPACING		*	0.3 MM		?
4:1_SPACING		*	0.4 MM		?

NET_SPACING_TYPE1		NET_SPACING_TYPE2		AREA_TYPE	SPACING_RULE_SET	
*		*		BGA	BGA_P1MM	
MEM_CLK		*		BGA	BGA_P2MM	
CLK_FSB		*		BGA	BGA_P2MM	
CLK_PCIE		*		BGA	BGA_P2MM	
CLK_MED		*		BGA	BGA_P2MM	
CLK_SLOW		*		BGA	BGA_P2MM	
FSB_DSTB		FSB_DSTB		BGA	BGA_P3MM	

PHYSICAL_RULE_SET		LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP	
1:1_DIFFPAIR		*	Y	=STANDARD		=STANDARD		=STANDARD		0.1 MM		0.1 MM	

PCB Rule Definitions															
SYNC_MASTER=M87_MLB								SYNC_DATE=10/03/2007							
NOTICE OF PROPRIETARY PROPERTY															
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING															
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE															
II NOT TO REPRODUCE OR COPY IT															
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART															
APPLE INC.								SIZE		DRAWING NUMBER				REV.	
								D		051-7431				A.0.0	
SCALE				NONE		SHT		92		OF		92			

8		7		6		5		4		3		2		1	
---	--	---	--	---	--	---	--	---	--	---	--	---	--	---	--

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PCB Rule Definitions

SYNC_MASTER=M87_MLB

SYNC_DATE=10/03/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7431

REV.

A.0.0

SCALE

NONE

SHT

92

OF

92