

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
			2011-04-18

SCHEM, EVT, MLB, K21

04/18/11

Page	Contents	Sync	Date
1	Table of Contents	MASTER	
2	System Block Diagram	K6_MLB	12/11/2009
3	Power Block Diagram		10/01/2011
4	Revision History	MASTER	
5	BOM Configuration	K17_REF	05/28/2009
6	Functional Test / No Test	(K99_MLB)	(02/18/2010)
7	Power Aliases	K92_MLB	05/15/2010
8	Signal Aliases	K91_MLB	05/15/2010
9	CPU DMI/PEG/FDI/RSVD	K78_MLB	01/10/2011
10	CPU CLOCK/MISC/JTAG	K78_MLB	01/10/2011
11	CPU DDR3 INTERFACES	K78_MLB	01/10/2011
12	CPU POWER	K78_MLB	01/10/2011
13	CPU GROUNDS	K78_MLB	01/10/2011
14	CPU DECOUPLING-I	K78_MLB	02/08/2011
15	CPU DECOUPLING-II	K78_MLB	01/10/2011
16	PCH SATA/PCIE/CLK/LPC/SPI	K21_MLB	12/13/2010
17	PCH DMI/FDI/GRAPHICS	K21_MLB	12/13/2010
18	PCH PCI/FLASHCACHE/USB	K21_MLB	12/13/2010
19	PCH MISC	K21_MLB	12/13/2010
20	PCH POWER	K21_MLB	12/13/2010
21	PCH GROUNDS	K78_MLB	01/10/2011
22	PCH DECOUPLING	K78_MLB	01/10/2011
23	CPU & PCH XDP	K21_MLB	12/13/2010
24	USB HUBS	K21_MLB	12/13/2010
25	Clock (CK505) and Chipset Support	K78_MLB	11/29/2010
26	CPU Memory S3 Support	K21_MLB	12/13/2010
27	DDR3 DRAM CHANNEL A (0-31)	K78_MLB	12/07/2010
28	DDR3 DRAM CHANNEL A (32-63)	K78_MLB	12/07/2010
29	DDR3 DRAM CHANNEL B (0-31)	K78_MLB	12/07/2010
30	DDR3 DRAM CHANNEL B (32-63)	K78_MLB	12/07/2010
31	FSB/DDR3/FRAMBUF Vref Margining	K78_MLB	01/10/2011
32	DDR3 DRAM Channel B (32-63)	K78_MLB	12/10/2010
33	SecureDigital Card Reader	(MASTER)	
34	T29 Host (1 of 2)	K78_MLB	01/10/2011
35	T29 Host (2 of 2)	K78_MLB	01/10/2011
36	T29 Power Support	K78_MLB	01/10/2011
37	X21 WIRELESS CONNECTOR	K21_MLB	12/13/2010
38	SATA CONNECTOR	K78_MLB	01/10/2011
39	External USB Connectors	K21_MLB	12/13/2010
40	Left I/O (LIO) Connector	K21_MLB	11/09/2010
41	SMC	K78_MLB	01/10/2011
42	SMC Support	K78_MLB	01/10/2011
43	LPC+SPI Debug Connector	K78_MLB	01/10/2011
44	SMBus Connections	K78_MLB	01/10/2011
45	Voltage & Load Side Current Sensing	K78_MLB	01/10/2011

Page		Contents	Sync	Date
46	54	High Side Current Sensing	K78_MLB	01/16/2011
47	55	Thermal Sensors	K78_MLB	01/16/2011
48	56	Fan	K78_MLB	01/10/2011
49	57	IPD / KBD Backlight	K78_MLB	01/10/2011
50	61	SPI ROM	K78_MLB	01/10/2011
51	62	AUDIO0: SPEAKER AMP	K78_MLB	01/10/2011
52	69	DC-In & Battery Connectors	JACK_X90I	08/26/2010
53	76	PBus Supply & Battery Charger	K78_MLB	12/03/2010
54	71	System Agent Supply	K78_MLB	01/16/2011
55	72	5V / 3.3V Power Supply	K78_MLB	01/16/2011
56	73	1.5V DDR3 Supply	K78_MLB	01/10/2011
57	74	CPU IMVP7 & AXG VCore Regulator	K78_MLB	01/10/2011
58	75	CPU IMVP7 & AXG VCore Output	K78_MLB	12/07/2010
59	76	CPU VCCIO (1.05V) Power Supply	K78_MLB	01/10/2011
60	77	Misc Power Supplies	K78_MLB	01/16/2011
61	78	Power FETS	K78_MLB	01/10/2011
62	79	Power Control 1/ENABLE	K78_MLB	01/10/2011
63	90	Internal DisplayPort Connector	K78_MLB	02/16/2011
64	93	DisplayPort/T29 A MUXing	K21_MLB	12/13/2010
65	94	DisplayPort/T29 A Connector	K78_MLB	12/07/2010
66	97	LCD Backlight Driver	K78_MLB	01/16/2011
67	100	CPU Constraints	K21_CONSTRAINTS	04/06/2011
68	101	Memory Constraints	K21_CONSTRAINTS	04/06/2011
69	102	PCH Constraints 1	K21_CONSTRAINTS	04/06/2011
70	103	PCH Constraints 2	K21_CONSTRAINTS	04/06/2011
71	104	Ethernet/FW Constraints	K21_CONSTRAINTS	04/06/2011
72	105	T29 Constraints	K21_CONSTRAINTS	04/06/2011
73	106	SMC Constraints	K21_CONSTRAINTS	04/06/2011
74	108	Project Specific Constraints	K21_CONSTRAINTS	04/06/2011
75	109	PCB Rule Definitions	K21_CONSTRAINTS	04/06/2011

Schematic / PCB #'s


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
951-8879	1	SCHEM, ML8, K21	SCH	CRITICAL	
820-3023	1	PCBF, ML8, K21	PCB	CRITICAL	


DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Mon Apr 18 17:52:39 2011

PRODUCT SAFETY REQUIREMENTS:

PCB,UL RECOGNIZED, MIN. 130-C TEMP RATING AND V-0 FLAME RATING PER UL 796 & UL 94
PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP RATING AND V-0 FLAME RATING

DRAWING TITLE		SCHEM, MOCKUP, MLB, K21	
 Apple Inc.®	DRAWING NUMBER	051-8870	SIZE
	REVISION	D	
	3.13.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		PAGE	1 OF 109
		SHEET	1 OF 75





8		7		6		5		4		3		2		1	
K21 BOM GROUPS															
BOM GROUP		BOM OPTIONS													
K21_COMMON		ALTERNATE, COMMON, K21_MISC, K21_DEBUG: ENG, K21_PROGPARTS, USBHUB_2513B, T29BST: Y, EDP, PCH: B3													
K21_MISC		CPUMEM_S9, HUB1_2NONREP, HUB2_2NONREP, T29: YES, SDRV12C: MCU, SDRV_PD, KB_BL													
K21_PROGPARTS		BOOTROM_PROG, SMC_PROG, T29ROM: PROG, T29MCU: PROG													
K21_DEVEL: ENG		BKLT: ENG, BMON: ENG, XDP_CONN, XDP_CPU: BPH, XDP_FCH, LPCPLUS, VREFMRGN, SDR000D_15L, S3_S0_LED, VCCIO15NS_ENG, AIRPORT15NS_ENG, HDO15NS_ENG, LCOBKLT15NS_ENG													
K21_DEVEL: PVT		LPCPLUS, XDP_CONN, XDP_FCH													
K21_DEBUG: ENG		DEVEL_BOM, SMC_DEBUG, YES, XDP													
K21_DEBUG: PVT		DEVEL_BOM, BKLT: PROD, BMON: PROD, SMC_DEBUG, YES, XDP, VREFMRGN_NOT													
K21_DEBUG: PROD		BKLT: PROD, BMON: PROD, SMC_DEBUG, YES, XDP, VREFMRGN_NOT, LPCPLUS, VCCIO15NS_PROD, AIRPORT15NS_PROD, HDO15NS_PROD, LCOBKLT15NS_PROD													
DDR3: HYNIX_2GB		DRAM_CFG0: L, DRAM_CFG1: L, DRAM_CFG2: L, DRAM_CFG3: L, DRAM_TYPE: HYNIX_2GB													
DDR3: HYNIX_4GB		DRAM_CFG0: L, DRAM_CFG1: L, DRAM_CFG2: H, DRAM_CFG3: L, DRAM_TYPE: HYNIX_4GB													
DDR3: SAMSUNG_2GB		DRAM_CFG0: L, DRAM_CFG1: H, DRAM_CFG2: L, DRAM_CFG3: L, DRAM_TYPE: SAMSUNG_2GB													
DDR3: SAMSUNG_4GB		DRAM_CFG0: L, DRAM_CFG1: H, DRAM_CFG2: H, DRAM_CFG3: L, DRAM_TYPE: SAMSUNG_4GB													
DDR3: MICRON_2GB		DRAM_CFG0: H, DRAM_CFG1: L, DRAM_CFG2: L, DRAM_CFG3: L, DRAM_TYPE: MICRON_2GB													
DDR3: ELPIDA_4GB		DRAM_CFG0: H, DRAM_CFG1: H, DRAM_CFG2: H, DRAM_CFG3: L, DRAM_TYPE: ELPIDA_4GB													

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S9550	1	IC, EEPROM, SERIAL, SPI, 1KB, 1.5V, MLP8, LF	U3690	CRITICAL	T29ROM: BLANK
341T0352	1	IC, T29- ROM, K21	U3690	CRITICAL	T29ROM: PROD
337S3997	1	IC, MCU, 32B, LPC1112A, 16KB/2KB, HQFN25	U9330	CRITICAL	T29MCU: BLANK
341T0353	1	IC, T29- MCU, K21	U9330	CRITICAL	T29MCU: PROD
338S0895	1	IC, SMC, RENESAS, H8S/2117FP, 8MK, TLP, HF	U4900	CRITICAL	SMC: BLANK
341T0348	1	IC, SMC, K21	U4900	CRITICAL	SMC: PROD
335S0809	1	64 MBIT SPI SERIAL, DUAL, 1/8 FLASH, Macronix	U6100	CRITICAL	BOOTROM: BLANK
335S0803	1	64 MBIT SPI SERIAL, DUAL, 1/8 FLASH, Numalink	U6100	CRITICAL	BOOTROM: BLANK
341T0349	1	IC, EFI ROM, K21 K78	U6100	CRITICAL	BOOTROM: PROD

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0855	376S0613		ALL	Diodes alt to Toshiba
376S0977	376S0859		ALL	Diodes alt to Toshiba
376S0972	376S0612		ALL	Rohm alt to Toshiba
377S0107	377S0906		ALL	Onsemi alt to Semtech
138S0676	138S0691		ALL	Murata alt to Samsung
371S0679	371S0652		ALL	NXP alt to NXP
138S0679	138S0678		ALL	Murata/Samsung to Taiyo
138S0671	138S0673		ALL	Taiyo alt to Murata
337S4092	337S4100		ALL	EARLY 1.5GHz CPU SAMPLES
337S4093	337S4101		ALL	EARLY 1.4GHz CPU SAMPLES
353S3312	353S3095		ALL	NXP alt to Pericom
376S0790	376S0928		ALL	TI alt to Fairchild
128S0333	128S0294		ALL	Sanyo alt for Sanyo/Frederick
152S1462	152S1295		ALL	Toko alt for NEC inductor
104S0035	104S0011		ALL	Panasonic alt to Cytotec
152S1085	152S1307		ALL	Toko alt for Cytotec
514-0744	990-3941		ALL	Old J9400 alt to New J9400
376S0874	376S0895		ALL	FORM2025 alt to RJM0200NS
138S0703	138S0648		ALL	Murata alt to Taiyo Yuden
138S0684	138S0660		ALL	Murata alt to Taiyo Yuden
338S0721	338S0623		ALL	SMC USA2061 alt to USB2513B
152S1493	152S1300		ALL	Coilcraft alt to Murata

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4121	1	SNB, QAYS, Q5, J1, 1. 8, 17W, 2+2, 1. 2B, 4M, BGA	U1000	CRITICAL	CPU: 1. 8GHZ
337S4119	1	SNB, QAYH, Q5, J1, 1. 7, 17W, 2+2, 1. 2B, 3M, BGA	U1000	CRITICAL	CPU: 1. 7GHZ
337S4101	1	SNB, QAM1, Q5, J1, 1. 6, 17W, 2+2, 1. 1, 4M, BGA	U1000	CRITICAL	CPU: 1. 6GHZ
337S4100	1	SNB, QAM2, Q5, J1, 1. 5, 17W, 2+2, 1. 1, 4M, BGA	U1000	CRITICAL	CPU: 1. 5GHZ
337S4099	1	SNB, QAM3, Q5, J1, 1. 4, 17W, 2+2, 1. 05, 3M, BGA	U1000	CRITICAL	CPU: 1. 4GHZ
337S4098	1	SNB, QALV, Q5, J1, 1. 3, 17W, 2+2, 1. 05, 3M, BGA	U1000	CRITICAL	CPU: 1. 3GHZ
337S4080	1	COUGAR POINT, SLHAG, PRQ, B0B2Q567	U1000	CRITICAL	PCH: B2
337S4091	1	COUGAR POINT, B3, SLJ4K, PRQ, B0B2Q567	U1000	CRITICAL	PCH: B3
338S0976	1	IC, T29 Eagle Ridge, 192 FCBGA, 8x9MM	U3600	CRITICAL	T29: YES
333S0585	4	IC, SDRAM, 1GBIT, DDR3-1333, 78P FBGA, T-DIE, HYNIX	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE: HYNIX_2GB
333S0585	4	IC, SDRAM, 1GBIT, DDR3-1333, 78P FBGA, T-DIE, HYNIX	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE: HYNIX_2GB
333S0585	4	IC, SDRAM, 1GBIT, DDR3-1333, 78P FBGA, T-DIE, HYNIX	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE: HYNIX_2GB
333S0585	4	IC, SDRAM, 1GBIT, DDR3-1333, 78P FBGA, T-DIE, HYNIX	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE: HYNIX_2GB
333S0586	4	IC, SDRAM, 2GBIT, DDR3-1333, 78P FBGA, B-DIE, HYNIX	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE: HYNIX_4GB
333S0586	4	IC, SDRAM, 2GBIT, DDR3-1333, 78P FBGA, B-DIE, HYNIX	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE: HYNIX_4GB
333S0586	4	IC, SDRAM, 2GBIT, DDR3-1333, 78P FBGA, B-DIE, HYNIX	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE: HYNIX_4GB
333S0586	4	IC, SDRAM, 2GBIT, DDR3-1333, 78P FBGA, B-DIE, HYNIX	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE: HYNIX_4GB
333S0587	4	IC, SDRAM, 1GBIT, DDR3-1333, 78P FBGA, G-DIE, SAMSUNG	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE: SAMSUNG_2GB
333S0587	4	IC, SDRAM, 1GBIT, DDR3-1333, 78P FBGA, G-DIE, SAMSUNG	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE: SAMSUNG_2GB
333S0587	4	IC, SDRAM, 1GBIT, DDR3-1333, 78P FBGA, G-DIE, SAMSUNG	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE: SAMSUNG_2GB
333S0587	4	IC, SDRAM, 1GBIT, DDR3-1333, 78P FBGA, G-DIE, SAMSUNG	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE: SAMSUNG_2GB
333S0588	4	IC, SDRAM, 2GBIT, DDR3-1333, 78P FBGA, D-DIE, SAMSUNG	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE: SAMSUNG_4GB
333S0588	4	IC, SDRAM, 2GBIT, DDR3-1333, 78P FBGA, D-DIE, SAMSUNG	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE: SAMSUNG_4GB
333S0588	4	IC, SDRAM, 2GBIT, DDR3-1333, 78P FBGA, D-DIE, SAMSUNG	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE: SAMSUNG_4GB
333S0588	4	IC, SDRAM, 2GBIT, DDR3-1333, 78P FBGA, D-DIE, SAMSUNG	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE: SAMSUNG_4GB
333S0590	4	IC, SDRAM, 1GBIT, DDR3-1333, 78P FBGA, V8BA-D, MICRON	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE: MICRON_2GB
333S0590	4	IC, SDRAM, 1GBIT, DDR3-1333, 78P FBGA, V8BA-D, MICRON	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE: MICRON_2GB
333S0590	4	IC, SDRAM, 1GBIT, DDR3-1333, 78P FBGA, V8BA-D, MICRON	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE: MICRON_2GB
333S0590	4	IC, SDRAM, 1GBIT, DDR3-1333, 78P FBGA, V8BA-D, MICRON	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE: MICRON_2GB
333S0589	4	IC, SDRAM, 2GBIT, DDR3-1333, 78P FBGA, C-DIE, ELPIDA	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE: ELPIDA_4GB
333S0589	4	IC, SDRAM, 2GBIT, DDR3-1333, 78P FBGA, C-DIE, ELPIDA	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE: ELPIDA_4GB
333S0589	4	IC, SDRAM, 2GBIT, DDR3-1333, 78P FBGA, C-DIE, ELPIDA	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE: ELPIDA_4GB
333S0589	4	IC, SDRAM, 2GBIT, DDR3-1333, 78P FBGA, C-DIE, ELPIDA	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE: ELPIDA_4GB
353s2929	1	IC, ISL6259, BATCHARGER, 3%, 4X4MM, QFN28	U7000	CRITICAL	

PD Module Parts

806-2333	1	K21, T29 Fence	T29FENCE	CRITICAL	
806-2356	1	K21, T29 Can	T29CAN	CRITICAL	NOSTUFF
806-2347	1	K21, T29 Filter Can	T29FILTERCAN	CRITICAL	
806-2376	1	K78, mDP Can	MDPCAN	CRITICAL	
806-2377	1	K78, mDP Spring	MDPSPRING	CRITICAL	NOSTUFF

DRAM CFG CHART

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2
2GB	0
4GB	1

DIE REV	CFG 3
A	0
B	1

SYNC_MASTER=K17_REF

SYNC_DATE=05/28/2006

PAGE TITLE

BOM Configuration

Apple Inc.

DRAWING NUMBER

051-8870

REVISION

3.13.0

BRANCH

PAGE

SHEET

5 OF 109

5 OF 75

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

8	7	6	5	4	3	2	1
Functional Test Points							
J4001: AirPort / BT Connector		J5600: Fan Connector		J5715: KB BKLT CONNECTOR		NC EDP TXP<0..3> == TP EDP TX P<0..3> 9 MAKE_BASE=TRUE NC EDP TXN<0..3> == TP EDP TX N<0..3> 9 MAKE_BASE=TRUE NC EDP AUXP == TP EDP AUX P MAKE_BASE=TRUE NC EDP AUXN == TP EDP AUX N MAKE_BASE=TRUE NC CPU THERMDA == TP CPU THERMDA MAKE_BASE=TRUE NC CPU THERMDC == TP CPU THERMDC MAKE_BASE=TRUE NC CPU RSVD<30..45> == TP CPU RSVD<30..45> 9 MAKE_BASE=TRUE NC CPU RSVD<8..27> == TP CPU RSVD<8..27> 9 MAKE_BASE=TRUE	
F_FUNC_TEST		F_FUNC_TEST		F_FUNC_TEST		NC PEG R2D CP<15..4> == =PEG R2D C P<15..4> 9 MAKE_BASE=TRUE NC PEG R2D CN<15..4> == =PEG R2D C N<15..4> 9 MAKE_BASE=TRUE NC PEG D2RP<15..4> == =PEG D2R P<15..4> 9 MAKE_BASE=TRUE NC PEG D2RN<15..4> == =PEG D2R N<15..4> 9 MAKE_BASE=TRUE	
TRUE PP3V3 WLAN_F 37 (Need 5 TPs)		TRUE =PP5V_S0_FAN 7 48		TRUE KBDLED_FB 49		TP PCIE CLK100M PE4N == TRUE NC PCIE CLK100M PE4N MAKE_BASE=TRUE TP PCIE CLK100M PE4P == TRUE NC PCIE CLK100M PE4P MAKE_BASE=TRUE 16 TP PCIE CLK100M PE5N == TRUE NC PCIE CLK100M PE5N MAKE_BASE=TRUE 16 TP PCIE CLK100M PE5P == TRUE NC PCIE CLK100M PE5P MAKE_BASE=TRUE 16 TP PCIE CLK100M PE6N == TRUE NC PCIE CLK100M PE6N MAKE_BASE=TRUE 16 TP PCIE CLK100M PE6P == TRUE NC PCIE CLK100M PE6P MAKE_BASE=TRUE 16 TP PCIE CLK100M PE7N == TRUE NC PCIE CLK100M PE7N MAKE_BASE=TRUE 16 TP PCIE CLK100M PE7P == TRUE NC PCIE CLK100M PE7P MAKE_BASE=TRUE TP PSDC_P1_3 == TRUE NC PSDC_P1_3 MAKE_BASE=TRUE 16 TP SATA_B_D2RN == TRUE NC SATA_B_D2RN MAKE_BASE=TRUE 16 TP SATA_B_D2RP == TRUE NC SATA_B_D2RP MAKE_BASE=TRUE 16 TP SATA_B_R2D_CN == TRUE NC SATA_B_R2D_CN MAKE_BASE=TRUE 16 TP SATA_B_R2D_CP == TRUE NC SATA_B_R2D_CP MAKE_BASE=TRUE 16 TP SATA_D_D2RN == TRUE NC SATA_D_D2RN MAKE_BASE=TRUE 16 TP SATA_D_D2RP == TRUE NC SATA_D_D2RP MAKE_BASE=TRUE 16 TP SATA_D_R2D_CN == TRUE NC SATA_D_R2D_CN MAKE_BASE=TRUE 16 TP SATA_D_R2D_CP == TRUE NC SATA_D_R2D_CP MAKE_BASE=TRUE 16 TP SATA_E_D2RN == TRUE NC SATA_E_D2RN MAKE_BASE=TRUE 16 TP SATA_E_D2RP == TRUE NC SATA_E_D2RP MAKE_BASE=TRUE 16 TP SATA_E_R2D_CN == TRUE NC SATA_E_R2D_CN MAKE_BASE=TRUE 16 TP SATA_E_R2D_CP == TRUE NC SATA_E_R2D_CP MAKE_BASE=TRUE 16 TP SATA_F_D2RN == TRUE NC SATA_F_D2RN MAKE_BASE=TRUE 16 TP SATA_F_D2RP == TRUE NC SATA_F_D2RP MAKE_BASE=TRUE 16 TP SATA_F_R2D_CN == TRUE NC SATA_F_R2D_CN MAKE_BASE=TRUE 16 TP SATA_F_R2D_CP == TRUE NC SATA_F_R2D_CP MAKE_BASE=TRUE	
TRUE WIFI_EVENT_L 37 41		TRUE FAN_RT_TACH 48		TRUE KBDLED_ANODE 49		TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE PCIE AP R2D_N 37 78		TRUE FAN_RT_PWM 48		(Need to add 2 GND TP)		TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE PCIE AP R2D_P 37 78		(Need to add 1 GND TP)				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE PCIE CLK100M AP_N 16 37 78		J5700: IPD Flex Connector				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE PCIE CLK100M AP_P 16 37 78		F_FUNC_TEST				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE USB BT_P 24 37 69		H092				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE USB BT_N 24 37 69		TRUE PP3V3_TPAD_CONN 49				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE PCIE AP D2R_P 16 37 78		TRUE PP5V_TPAD_FILT 49				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE PCIE AP D2R_N 16 37 78		TRUE =PP3V42_G3H_TPAD 7 49				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE PCIE_WAKE_L 17 37		TRUE USB_TPAD_CONN_P 49 74				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE AP_RESET_CONN_L 37		TRUE USB_TPAD_CONN_N 49 74				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE AP_CLKREQ_0_L 37		TRUE =I2C_TPAD_SDA 44 49				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE =PP3V3_S3_BT 7 37		TRUE =I2C_TPAD_SCL 44 49				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
(Need to add 8 GND TPs)		TRUE SMC_ONOFF_L 41 42 49				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
J4501: SATA SSD Connector		TRUE SMC_LID 6 40 41 42 49				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
F_FUNC_TEST		TRUE SMC_TPAD_RST_L 42 49				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE PP3V3_S0_HDD_R 38 (Need 5 TPs)		TRUE SMC_PME_S4_WAKE_L 41 42 49				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE SATA_HDD_D2R_C_P 38 69		(Need to add 5 GND TPs)				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE SATA_HDD_D2R_C_N 38 69		J6900: DC-In Connector				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE SATA_HDD_R2D_N 38 69		F_FUNC_TEST				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE SATA_HDD_R2D_P 38 69		TRUE =PP18V5_DCIN_CONN 7 52 (Need 6 TPs)				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE SMC_HDD_00B_TEMP_CONN 38		TRUE =PP5V_S3_LIO_CONN 7 52				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE SMC_HDD_TEMP_CTL_CONN 38		(Need to add 5 GND TPs)				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
(Need to add 6 GND TPs)		J6903: Speaker Connector				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
F_FUNC_TEST		TRUE SPKRAMP_R_P_OUT 51 52 74				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP14 MAKE_BASE=TRUE TP PCH TP13 == TRUE NC PCH TP13 MAKE_BASE=TRUE TP PCH TP12 == TRUE NC PCH TP12 MAKE_BASE=TRUE TP PCH TP11 == TRUE NC PCH TP11 MAKE_BASE=TRUE TP PCH TP10 == TRUE NC PCH TP10 MAKE_BASE=TRUE TP PCH TP9 == TRUE NC PCH TP9 MAKE_BASE=TRUE TP PCH TP8 == TRUE NC PCH TP8 MAKE_BASE=TRUE TP PCH TP7 == TRUE NC PCH TP7 MAKE_BASE=TRUE TP PCH TP6 == TRUE NC PCH TP6 MAKE_BASE=TRUE TP PCH TP5 == TRUE NC PCH TP5 MAKE_BASE=TRUE TP PCH TP4 == TRUE NC PCH TP4 MAKE_BASE=TRUE TP PCH TP3 == TRUE NC PCH TP3 MAKE_BASE=TRUE TP PCH TP2 == TRUE NC PCH TP2 MAKE_BASE=TRUE TP PCH TP1 == TRUE NC PCH TP1 MAKE_BASE=TRUE	
TRUE =PP3V42_G3H_ONEWIRE 7 48		TRUE SPKRAMP_R_N_OUT 51 52 74				TP PCH TP18 == TRUE NC PCH TP18 MAKE_BASE=TRUE TP PCH TP17 == TRUE NC PCH TP17 MAKE_BASE=TRUE TP PCH TP16 == TRUE NC PCH TP16 MAKE_BASE=TRUE TP PCH TP15 == TRUE NC PCH TP15 MAKE_BASE=TRUE TP PCH TP14 == TRUE NC PCH TP1	





















PAGE TITLE		CPU DECOUPLING-I	
DRAWING NUMBER		051-8870	SIZE D
REVISION		3.13.0	BRANCH
PAGE		16 OF 109	SHEET
SHEET		14 OF 75	


SYNC MASTER=k78_MLB


SYNC DATE=02/08/2011


Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED















NOTE: This is not the standard XDP pinout
Use with 920-0782 Adapter Flex to support chipset debug



PCB layout showing three XDP components (R2550, R2551, R2552) connected to a common ground. The components are labeled with their values (52, 51, 51) and dimensions (1/16W, 1/20W, 1/20W). The layout includes placement notes and a coordinate system.

PLACEMENT NOTE:
PLACE TDO TERM NEAR
1 PCH XDP_CONN


PLACE_NEAR=J2550, 52:2, 54MM.

PLACE_NEAR=U1800, U12:2, 54MM


PLACE_NEAR=U1800, U17:2, 54MM

PLACEMENT NOTE:
PLACE TCK/TDI/TMS/TRST*
TERM NEAR PCH

NOTE: This is not the standard XDP pinout
Use with 920-0782 Adapter Flex to support chipset debug



Even pins should be facing edge of the board




System RTC Power Source & 32kHz / 25MHz Clock Generator

D


C

B

A




PCH S0 PWRGD




CLOCK (CK505)


UNUSED clock terminations for FCIM MODE





Platform Reset Connections
Unbuffered



Buffered



PCH Reset Button




PAGE TITLE		PAGE TITLE	
Clock (CK505) and Chipset Support		DRAWING NUMBER	
Apple Inc.		051-8870	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		3.13.0	
		BRANCH	
		PAGE	
		27 OF 109	
		SHEET	
		25 OF 75	


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	0	1	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	CPU_MEM_RESET_L	1	1


(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

CPU Memory S3 Support	
Apple Inc.	051-8870
REVISION	3.13.0
BRANCH	
PAGE	28 OF 109
SHEET	26 OF 75




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL



A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K78 MLB		SYNC DATE=12/07/2010	
PAGE TITLE			
DDR3 DRAM CHANNEL A (32-63)			
Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		30 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		28 OF 75	
IV ALL RIGHTS RESERVED			



Required zero ohm resistors when no VREF margining circuitry stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11650004	2	RES,MTL F1LM,0.5%,0402,SM,LF	R3303		VREFMRGN_NOT
11650004	2	RES,MTL F1LM,0.5%,0402,SM,LF	R3309		VREFMRGN_NOT

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:

- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- VREFMRGN - Stuffs VREF Margining Circuitry.
- VREFMRGN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (- = sourced)			+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=K70_M1B

SYNC DATE=01/10/2011

PAGE TITLE

FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.

DRAWING NUMBER
051-8870


REVISION
3.13.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE
33 OF 109

SHEET
31 OF 75




JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE

MEM CLOCK TERMINATION
Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM



SYNC MASTER=K78 MLB		SYNC DATE=12/16/2010	
PAGE TITLE			
DDR3 DRAM Channel B (32-63)			
	Apple Inc.		DRAWING NUMBER
			051-8870
			SIZE
			D
		REVISION	
		3.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	34 OF 109
		SHEET	32 OF 75



SYNC MASTER=K78 MLB		SYNC DATE=01/18/2013	
PAGE TITLE		T29 Host (1 of 2)	
	Apple Inc.	DRAWING NUMBER	051-8870
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.13.0
		BRANCH	
		PAGE	36 OF 109
		SHEET	34 OF 75

D

C

B

A


D

C

B

A

35 7 =PP1V05 T29_RTR
2100 mA (Single Port)
2250 mA (Dual Port)
EDP: 3000 mA



CRITICAL
OMIT_TABLE
U3600
EAGLE_RIDGE-192
FCBGA
(2 OF 2)

VCC

GND

- H3
- H5
- H6
- H7
- H8
- H10
- J3
- J5
- J6
- J7
- J8
- J10
- C10
- C12
- D7
- D8
- D10
- D12
- F11
- F12
- G11
- G12

- A1
- F5
- F6
- F7
- F8
- F10
- G3
- G5
- G6
- G7
- G8
- G10
- L3
- L5
- L6
- L7
- L8
- L10
- M3
- M5
- M6
- M7
- M8
- M10
- M11
- M12

- N3
- N7
- N11
- R3
- R7
- R11
- T13
- U13

- J2
- N2
- U2
- D2

GPIO_0
GPIO_4
GPIO_5
GPIO_6

- C3
- D3
- C5
- C6
- D5
- D6
- N8
- N10
- R8
- R10
- N5
- N6
- R5
- R6

VCC3P3_C10


VCC3P3_DP

VDD1P0_DP

- A3
- A5
- A7
- A9
- A11
- B3
- B5
- B7
- B9
- B11
- C14
- C15
- E14
- E15
- G14
- G15
- H11
- H12
- J11
- J12
- J14
- J15
- L11
- L12
- L14
- L15
- N14
- N15
- R14
- R15

- E1
- F2
- G1
- T2
- T1



GPIO_7
GPIO_8
GPIO_9
GPIO_10
GPIO_11



=PP3V3 T29_RTR
135 mA (Single-Port)
152 mA (Dual-Port)
EDP: 200 mA

0-ohms are placeholders for now, replace with proper values after characterization.

=PP1V05 T29_RTR 7 35
2100 mA (Single Port)
2250 mA (Dual Port)
EDP: 3000 mA



SYNC MASTER=K78 MLB		SYNC DATE=01/10/2011	
PAGE TITLE			
T29 Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 109
		SHEET	35 OF 75

Page Notes

Power aliases required by this page:

- PPVIN_SW_T29BST (8-13V Boost Input)
- PP18V_T29_REG (18V Boost Output)
- PP3V3_T29_P3V3T29FET (3.3V FET Input)
- PP3V3_T29_FET (3.3V FET Output)
- PP3V3_S0_T29PWRCTL
- PP1V05_T29_P1V05T29FET (1.05V FET Input)
- PP1V05_T29_FET (1.05V FET Output)

Signal aliases required by this page:

- T29_CLKREQ_L
- T29_RESET_L

BOM options provided by this page:

T29BST:Y - Stuffs 18V boost circuitry.

T29 18V Boost Regulator

SI8409DB:
Vds(max): -30V
Vgs(max): +/-12V
Vgs(th): -1.4V
Rds(on): 46m0hm @ 4.5V Vgs
Id(max): 3.7A @ 70C

CRITICAL
T29BST:Y
Q3880
SI8409DB
BGA

CRITICAL
T29BST:Y
L3895
6.8uH-4.0A
PIMB062D-SM


CRITICAL
T29BST:Y
D3895
POWER01-123
DFLS230L

Vout = 15.1V
Max Current = 1.0A
Freq = 300KHz


$$V_{out} = 1.6V * (1 + R_a / R_b)$$

$$UVLO(falling) = 1.22 * (R_1 + R_2) / R_2$$
$$UVLO(rising) = UVLO(falling) + (2\mu A * R_1)$$
$$UVLO = 4.55V (falling), 4.95 (rising)$$

Supervisor & CLKREQ# Isolation



3.3V T29 Switch




U3810 & U3815/U3816


Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max

Max Output: 2A per IC

1.05V T29 Switch



SYNC MASTER=K78 MLB		SYNC DATE=01/10/2011	
PAGE TITLE		T29 Power Support	
Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	38 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	36 OF 75
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



3V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	28-30 MOHM @2.5V
LOADING	0.750 A (EDP)

SYNC MASTER=K21 MLB

SYNC DATE=12/13/2010

PAGE TITLE

X21 WIRELESS CONNECTOR

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8870

SIZE

D

REVISION

3.13.0


BRANCH


PAGE


40 OF 109

SHEET

37 OF 75







SYNC MASTER=K21 MLB

SYNC DATE=11/09/2010

PAGE TITLE

Left I/O (LI0) Connector



Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8870

SIZE

D

REVISION

3.13.0

BRANCH

PAGE

47 OF 109

SHEET

40 OF 75

D

C

B

A

D

C


B

A

A



SYNC MASTER=K78 MLB		SYNC DATE=01/10/2011	
PAGE TITLE			
SMC			
	Apple Inc.		DRAWING NUMBER
			051-8870
		SIZE	D
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:			
BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
PAGE			
49 OF 109			
I I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
SHEET			
41 OF 75			






8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---






C





A




TO CPU









PBUS Voltage Sense Enable & Filter




CPU VCore Load Side Current Sense / Filter




DC-In Voltage Sense Enable & Filter




GFX/IG VCore Load Side Current Sense / Filter




CPU Vcore Voltage Sense / Filter




CPU 1.05V VCCIO Current Sense / Filter



GFX/IG Vcore Voltage Sense / Filter



SYNC MASTER=K78 MLB		SYNC DATE=01/10/2011	
PAGE TITLE		Voltage & Load Side Current Sensing	
Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	45 OF 75
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




INA (Engineering) Solution
Gain: 50x
Scale: 2A / V
Max Vout: 3.3V at 6.6A
EDP Current: 10A


Charger BMON (Production) Solution
ISL6259 Gain: 36x
Scale: 2.78A / V
Max Vout: 3.3V at 9.167A
EDP Current: 310A

SYNC MASTER=K70_M1.B		SYNC DATE=01/10/2011	
PAGE TITLE			
High Side Current Sensing			
 Apple Inc.		DRAWING NUMBER	051-8870
		SIZE	D
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	54 OF 109
		SHEET	46 OF 75

CPU Proximity Sensor




T29 Die



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5361		VCCIOISNS_PROD
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5475		AIRPORTISNS_PROD
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5485		HDDISNS_PROD
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5495		LCDBKLTISNS_PROD


Replacing caps with 100K PD on ISENSE SMC inputs

T29, MLB Bottom & Inlet Proximity Sensors



SYNC MASTER=K78 MLB		SYNC DATE=01/16/2011	
PAGE TITLE		Thermal Sensors	
Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	55 OF 109
		SHEET	47 OF 75

FAN CONNECTOR



SYNC MASTER=K78 MLB		SYNC DATE=01/10/2011	
PAGE TITLE		Fan	
		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	56 OF 109
		SHEET	48 OF 75

D

D

C

C


B

B

A

A

IPD Flex Connector



Keyboard Backlight Driver & Detection


Keyboard Backlight Connector

To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
If LOW, keyboard backlight present
If HIGH, keyboard backlight not present
R5853 always stuffed, R5854 only grounded when KB BL flex connected.

C5756 SYMBOL NOT READY FOR 0.22UF

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0704	2	CAP, CER, 0.22UF, 10%, 50V, XSR, 0603	C5755, C5756		KB_BL

SYNC MASTER=K78 MLB		SYNC DATE=01/10/2011	
PAGE TITLE			
IPD / KBD Backlight			
 Apple Inc.	DRAWING NUMBER	051-8870	SIZE D
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		57 OF 109	
SHEET		49 OF 75	



SYNC_MASTER=K78_MLB		SYNC_DATE=01/10/2011	
PAGE TITLE		SPI ROM	
 Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 109
		SHEET	50 OF 75

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

SPEAKER AMPLIFIERS
APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ
GAIN 6DB

74 40 6 **IN** SPKRAMP_INR_P
74 40 6 **IN** SPKRAMP_INR_N
40 6 **IN** AUD_GPIO_3

7 =PP5V_S3_AUDIO_AMP

R6214 0 5% 1/20W MF 201
C6207 1 0.1UF 10% 6.3V XSR 201
CRITICAL C6210 0.1UF 10% 6.3V XSR 201
CRITICAL C6211 0.1UF 10% 6.3V XSR 201
R6210 0 5% 1/20W MF 201
R6211 1 100K 0% 1/20W MF 201
MIN_NECK_WIDTH=0.25 mm
MIN_LINE_WIDTH=0.5 mm
VOLTAGE=5V
PP5V_S3 U6210
MAX98300 R P
MAX98300 R N
A3 IN+
B3 IN-
C2 SHDN*
B2 NC
PGND
PVD0
WLP
OUT+
OUT-
C1
NOSTUFF
R6213 1 100K 0% 1/20W MF 201
CRITICAL C6201 47UF 20% 6.3V POLY-TANT 2012-LLP
MIN_LINE_WIDTH=0.10 mm
MIN_NECK_WIDTH=0.10 mm
SPKRAMP_R_P_OUT
MIN_LINE_WIDTH=0.10 mm
MIN_NECK_WIDTH=0.10 mm
SPKRAMP_R_N_OUT
6 52 74
6 52 74
R6212 1 100K 0% 1/20W MF 201
C3 R AMP GAIN

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

SPEAKER AMPLIFIERS
APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ
GAIN 6DB

74 40 6 **IN** SPKRAMP_INR_P
74 40 6 **IN** SPKRAMP_INR_N
40 6 **IN** AUD_GPIO_3

7 =PP5V_S3_AUDIO_AMP

R6214 0 5% 1/20W MF 201
C6207 1 0.1UF 10% 6.3V XSR 201
CRITICAL C6210 0.1UF 10% 6.3V XSR 201
CRITICAL C6211 0.1UF 10% 6.3V XSR 201
R6210 0 5% 1/20W MF 201
R6211 1 100K 0% 1/20W MF 201
MIN_NECK_WIDTH=0.25 mm
MIN_LINE_WIDTH=0.5 mm
VOLTAGE=5V
PP5V_S3 U6210
MAX98300 R P
MAX98300 R N
A3 IN+
B3 IN-
C2 SHDN*
B2 NC
PGND
PVD0
WLP
OUT+
OUT-
C1
NOSTUFF
R6213 1 100K 0% 1/20W MF 201
CRITICAL C6201 47UF 20% 6.3V POLY-TANT 2012-LLP
MIN_LINE_WIDTH=0.10 mm
MIN_NECK_WIDTH=0.10 mm
SPKRAMP_R_P_OUT
MIN_LINE_WIDTH=0.10 mm
MIN_NECK_WIDTH=0.10 mm
SPKRAMP_R_N_OUT
6 52 74
6 52 74
R6212 1 100K 0% 1/20W MF 201
C3 R AMP GAIN

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

SPEAKER AMPLIFIERS
APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ
GAIN 6DB

74 40 6 **IN** SPKRAMP_INR_P
74 40 6 **IN** SPKRAMP_INR_N
40 6 **IN** AUD_GPIO_3

7 =PP5V_S3_AUDIO_AMP

R6214 0 5% 1/20W MF 201
C6207 1 0.1UF 10% 6.3V XSR 201
CRITICAL C6210 0.1UF 10% 6.3V XSR 201
CRITICAL C6211 0.1UF 10% 6.3V XSR 201
R6210 0 5% 1/20W MF 201
R6211 1 100K 0% 1/20W MF 201
MIN_NECK_WIDTH=0.25 mm
MIN_LINE_WIDTH=0.5 mm
VOLTAGE=5V
PP5V_S3 U6210
MAX98300 R P
MAX98300 R N
A3 IN+
B3 IN-
C2 SHDN*
B2 NC
PGND
PVD0
WLP
OUT+
OUT-
C1
NOSTUFF
R6213 1 100K 0% 1/20W MF 201
CRITICAL C6201 47UF 20% 6.3V POLY-TANT 2012-LLP
MIN_LINE_WIDTH=0.10 mm
MIN_NECK_WIDTH=0.10 mm
SPKRAMP_R_P_OUT
MIN_LINE_WIDTH=0.10 mm
MIN_NECK_WIDTH=0.10 mm
SPKRAMP_R_N_OUT
6 52 74
6 52 74
R6212 1 100K 0% 1/20W MF 201
C3 R AMP GAIN

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1


SPEAKER AMPLIFIERS
APN:353S2888


SPEAKER LOWPASS 80 HZ < FC < 132 HZ
GAIN 6DB

74 40 6 **IN** SPKRAMP_INR_P
74 40 6 **IN** SPKRAMP_INR_N
40 6 **IN** AUD_GPIO_3


7 =PP5V_S3_AUDIO_AMP

R6214 0 5% 1/20W MF 201
C6207 1 0.1UF 10% 6.3V XSR 201
CRITICAL C6210 0.1UF 10% 6.3V XSR 201
CRITICAL C6211 0.1UF 10% 6.3V XSR 201
R6210 0 5% 1/20W MF 201
R6211 1 100K 0% 1/20W MF 201
MIN_NECK_WIDTH=0.25 mm
MIN_LINE_WIDTH=0.5 mm
VOLTAGE=5V
PP5V_S3 U6210
MAX98300 R P
MAX98300 R N
A3 IN+
B3 IN-
C2 SHDN*
B2 NC
PGND
PVD0
WLP
OUT+
OUT-
C1
NOSTUFF
R6213 1 100K 0% 1/20W MF 201
CRITICAL C6201 47UF 20% 6.3V POLY-TANT 2012-LLP
MIN_LINE_WIDTH=0.10 mm
MIN_NECK_WIDTH=0.10 mm
SPKRAMP_R_P_OUT
MIN_LINE_WIDTH=0.10 mm
MIN_NECK_WIDTH=0.10 mm
SPKRAMP_R_N_OUT
6 52 74
6 52 74
R6212 1 100K 0% 1/20W MF 201
C3 R AMP GAIN


[illegible]



MLB to LIO Power Cable Connector




Debug LEDs
(For development only)




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator




Right Speaker Connector




K16-Specific
Battery Connector




DC-In & Battery Connectors	
Apple Inc.	DRAWING NUMBER 051-8870
NOTICE OF PROPRIETARY PROPERTY:	REVISION 3.13.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	BRANCH
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE 69 OF 109
II NOT TO REPRODUCE OR COPY IT	SHEET 52 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	






VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V


$$\begin{aligned} \text{OCP} &= \text{R7141} \times 8.5\mu\text{A} / \text{R7140} \\ \text{OCP} &= 8.5\text{A} \end{aligned}$$



SYNC MASTER=K78 MLB		SYNC DATE=01/16/2011	
PAGE TITLE			
5V / 3.3V Power Supply			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8870		D
REVISION		3.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		72 OF 109	
SHEET		55 OF 75	



CPU=Sandy Bridge ULV, AXG=GT2



PAGE TITLE			DRAWING NUMBER			SIZE		
CPU IMVP7 & AXG VCore Output			051-8870			D		
Apple Inc.			REVISION			3.13.0		
NOTICE OF PROPRIETARY PROPERTY:			BRANCH			PAGE		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			75 OF 109		
II NOT TO REPRODUCE OR COPY IT			III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			SHEET		
IV ALL RIGHTS RESERVED						58 OF 75		

D



B

A

D

C

B

Δ

D

C

B

A


D

C

B


A

1.8V S0 Regulator




1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.5V S0 LDO




1.05V S0 LDO





SYNC MASTER=K78 MLB		SYNC DATE=01/16/2011	
PAGE TITLE		PAGE	
Misc Power Supplies		DRAWING NUMBER	051-8870
Apple Inc.		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 75
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	1	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0









PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0402, SM	R9717, R9718, R9719		BKLT:ENG
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0402, SM	R9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=K78 MLB		SYNC DATE=01/16/2011	
PAGE TITLE			
LCD Backlight Driver		DRAWING NUMBER	
 Apple Inc.		051-8870	
		REVISION	
		3.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		97 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		66 OF 75	
IV ALL RIGHTS RESERVED			

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>	8 11 27 28 32
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>	8 11 27 28 32
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM A CKE<3..0>	8 11 27 28 32
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM A CS L<3..0>	8 11 27 28 32
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM A ODT<3..0>	8 11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A A<15..0>	8 11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A BA<2..0>	11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A RAS L	11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A CAS L	11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A WE L	11 27 28 32
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DQ<7..0>	11 27
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DQ<15..8>	11 27
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DQ<23..16>	11 27
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DQ<31..24>	11 27
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DQ<39..32>	11 28
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DQ<47..40>	11 28
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DQ<55..48>	11 28
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DQ<63..56>	11 28
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>	11 27
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>	11 27
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>	11 27
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>	11 27
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>	11 27
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>	11 27
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>	11 27
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>	11 27
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>	11 28
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>	11 28
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>	11 28
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>	11 28
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>	11 28
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>	11 28
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>	11 28
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>	11 28
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>	8 11 29 30 32
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>	8 11 29 30 32
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM B CKE<3..0>	8 11 29 30 32
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM B CS L<3..0>	8 11 29 30 32
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM B ODT<3..0>	8 11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<15..0>	8 11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B BA<2..0>	11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS L	11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B CAS L	11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE L	11 29 30 32
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DQ<7..0>	11 29
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DQ<15..8>	11 29
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DQ<23..16>	11 29
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DQ<31..24>	11 29
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DQ<39..32>	11 30
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DQ<47..40>	11 30
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DQ<55..48>	11 30
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DQ<63..56>	11 30
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	11 29
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>	11 29
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>	11 29
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>	11 29
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>	11 29
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>	11 29
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>	11 29
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>	11 29
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>	11 30
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>	11 30
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>	11 30
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>	11 30
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>	11 30
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>	11 30
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>	11 30
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>	11 30
		MEM_PWR	PP1V5 S3RS0	7
		MEM_PWR	PP1V5 S3	7
		MEM_PWR	PP0V75 S3 MEM VREFCA A	27 28 29 30 31
		MEM_PWR	PP0V75 S3 MEM VREFDQ A	9 27 28 29 30 31

Need to support MEM_*-style wildcards!

DDR3: Sandybridge SFF 2C when routed on Type-3 (Through hole) should follow rPGA guidelines per Huron River SFF D6 rev1.0 (#438297).

DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.

DQ to DQS matching per byte lane should be within 0.127mm.

DQS to clock matching should be within [CLK-63.5mm] and [CLK+38.1mm].

CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.9508mm.

CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0.6mm] of CLK pairs.

A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs A/BA/CMD signals to each other should match within 5.08mm.

DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.

Maximum length of any signal from die pad to SODIMM pad is 119.83mm, from procesor ball to SODIMM pad is 88.9mm.

SOURCE: Huron River Platform D6, Rev 1.01 (#436735), Section 2.5

Memory Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8870

REVISION

3.13.0

PAGE

101 OF 109

SHEET

68 OF 75

8

7

6

5

4

3

2

1

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SM8_S05	*	=50_OHR_SE	=50_OHR_SE	=50_OHR_SE	=50_OHR_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OH1_SE	=55_OH1_SE	=55_OH1_SE	=55_OH1_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPT_555	*	=55_OHR_SE	=55_OHR_SE	=55_OHR_SE	=55_OHR_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

DisplayPort Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_BSD	*	=BS_OHM_DIFF	=BS_OHM_DIFF	=BS_OHM_DIFF	=BS_OHM_DIFF	=BS_OHM_DIFF	=BS_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?

PCI-Express Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_BSD	*	=BS_OHM_DIFF	=BS_OHM_DIFF	=BS_OHM_DIFF	=BS_OHM_DIFF	=BS_OHM_DIFF	=BS_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_25M_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2X_DIELECTRIC	?
CLK_25M	*	=5X_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties


ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	LPC_AD	LPC_50S	LPC	LPC_AD<3..0>
	LPC_FRAME_L	LPC_50S	LPC	LPC_FRAME_L
	LPC_RESET_L	LPC_50S	LPC	LPC_RESET_L
	LPC_CLK33M	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC_R
	LPC_CLK33M	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC
	LPC_CLK33M	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LPCPLUS
	SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK
	SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA
	SMBUS_PCH_0_CLK	SMB_50S	SMB	SML_PCH_0_CLK
	SMBUS_PCH_0_DATA	SMB_50S	SMB	SML_PCH_0_DATA
	SMBUS_PCH_1_CLK	SMB_50S	SMB	SML_PCH_1_CLK
	SMBUS_PCH_1_DATA	SMB_50S	SMB	SML_PCH_1_DATA
	HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK
	HDA_SYNC	HDA_50S	HDA	HDA_BIT_CLK_R
	HDA_RST_L	HDA_50S	HDA	HDA_SYNC
	HDA_SYNC	HDA_50S	HDA	HDA_SYNC_R
	HDA_RST_L	HDA_50S	HDA	HDA_RST_R_L
	HDA_RST_L	HDA_50S	HDA	HDA_RST_L
	HDA_SDIN0	HDA_50S	HDA	HDA_SDIN0
	HDA_SDOUT	HDA_50S	HDA	AUD_SDI_R
	HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT
	HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT_R
	PM_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK
	SPT_CLK	SPT_55S	SPT	SPI_CLK_R
	SPT_CLK	SPT_55S	SPT	SPI_CLK
	SPT_MOST	SPT_55S	SPT	SPI_MOSI_R
	SPT_MOST	SPT_55S	SPT	SPT_MOSI
	SPT_MISO	SPT_55S	SPT	SPT_MISO
	SPT_CS0	SPT_55S	SPT	SPT_CS0_R_L
	SPT_CS0	SPT_55S	SPT	SPI_CS0_L
	SPT_CS0	SPT_55S	SPT	SPI_MLB_CLK
	SPT_CS0	SPT_55S	SPT	SPI_MLB_MOSI
	SPT_CS0	SPT_55S	SPT	SPI_MLB_MISO
	SPT_CS0	SPT_55S	SPT	SPI_MLB_CS_L
	PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_P
	PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_N
	PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_C_P
	PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_C_N
	PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_P
	PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_N
	PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_C_P
	PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_C_N
	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_P
	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_N
	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_C_P
	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_C_N
	PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_P
	PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_N
	PCIE_FW_R2D	PCIE_85D	PCIE	PCIE_FW_R2D_P
	PCIE_FW_R2D	PCIE_85D	PCIE	PCIE_FW_R2D_N
	PCIE_FW_R2D	PCIE_85D	PCIE	PCIE_FW_R2D_C_P
	PCIE_FW_R2D	PCIE_85D	PCIE	PCIE_FW_R2D_C_N
	PCIE_FW_D2R	PCIE_85D	PCIE	PCIE_FW_D2R_P
	PCIE_FW_D2R	PCIE_85D	PCIE	PCIE_FW_D2R_N
	PCIE_FW_D2R	PCIE_85D	PCIE	PCIE_FW_D2R_C_P
	PCIE_FW_D2R	PCIE_85D	PCIE	PCIE_FW_D2R_C_N
	PCIE_AP_D2R	PCIE_85D	PCIE	CONN_PCIE_AP_D2R_P
	PCIE_AP_D2R	PCIE_85D	PCIE	CONN_PCIE_AP_D2R_N
	PCIE_AP_R2D	PCIE_85D	PCIE	CONN_PCIE_AP_R2D_P
	PCIE_AP_R2D	PCIE_85D	PCIE	CONN_PCIE_AP_R2D_N
	PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_P
	PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_N
	PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_P
	PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_N
	MCP_PF1_REFCLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_P
	MCP_PF1_REFCLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_N
	MCP_PF2_REFCLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FP_P
	MCP_PF2_REFCLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FP_N
	MCP_PF2_REFCLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_P
	MCP_PF2_REFCLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_N
	CPU_27P4S	CPU_COMP	CPU_COMP	PCH_VSS_NCTF<1>
	CPU_27P4S	CPU_COMP	CPU_COMP	PCH_VSS_NCTF<2>
	CPU_27P4S	CPU_COMP	CPU_COMP	PCH_VSS_NCTF<5>


Chipset Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	DP_EXT_A ML	DP_85D	DISPLAYPORT	DP_EXT_A ML C P<3..0> 8 64
	DP_EXT_A ML	DP_85D	DISPLAYPORT	DP_EXT_A ML C N<3..0> 8 64
		DP_85D	DISPLAYPORT	DP_EXT_A ML P<3..0> 64
		DP_85D	DISPLAYPORT	DP_EXT_A ML N<3..0> 64
	DP_EXT_A AUXCH	DP_85D	DISPLAYPORT	DP_EXT_A AUXCH C P 8 64
	DP_EXT_A AUXCH	DP_85D	DISPLAYPORT	DP_EXT_A AUXCH C N 8 64
		DP_85D	DISPLAYPORT	DP_EXT_A AUXCH P 64
		DP_85D	DISPLAYPORT	DP_EXT_A AUXCH N 64
	DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML C P<3..0> 63
	DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML C N<3..0> 63
		DP_85D	DISPLAYPORT	DP_INT_ML P<3..0> 9 63
		DP_85D	DISPLAYPORT	DP_INT_ML N<3..0> 9 63
		DP_85D	DISPLAYPORT	DP_INT_ML F P<3..0> 6 63
		DP_85D	DISPLAYPORT	DP_INT_ML F N<3..0> 6 63
	DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_AUX_CH C P 6 63
	DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_AUX_CH C N 6 63
		DP_85D	DISPLAYPORT	DP_INT_AUX_CH P 9 63
		DP_85D	DISPLAYPORT	DP_INT_AUX_CH N 9 63
		PCIE_85D	PCIE	PCIE_T29_R2D_C P<3..0> 8 34
		PCIE_85D	PCIE	PCIE_T29_R2D_C N<3..0> 8 34
		PCIE_85D	PCIE	PCIE_T29_D2R P<3> 8 34
	PCIE_PEG_D2R_LANE3	PCIE_85D	PCIE	PCIE_T29_D2R P<2> 8
	PCIE_PEG_D2R_LANE2	PCIE_85D	PCIE	PCIE_T29_D2R P<1> 8 34
	PCIE_PEG_D2R_LANE1	PCIE_85D	PCIE	PCIE_T29_D2R P<0> 8
	PCIE_PEG_D2R_LANE0	PCIE_85D	PCIE	PCIE_T29_D2R N<3> 8 34
	PCIE_PEG_D2R_LANE2	PCIE_85D	PCIE	PCIE_T29_D2R N<2> 8 34
	PCIE_PEG_D2R_LANE1	PCIE_85D	PCIE	PCIE_T29_D2R N<1> 8 34
	PCIE_PEG_D2R_LANE0	PCIE_85D	PCIE	PCIE_T29_D2R N<0> 8 34
	PCIE_PEG_R2D_LANE3	PCIE_85D	PCIE	PCIE_T29_R2D P<3> 34
	PCIE_PEG_R2D_LANE2	PCIE_85D	PCIE	PCIE_T29_R2D P<2> 34
	PCIE_PEG_R2D_LANE1	PCIE_85D	PCIE	PCIE_T29_R2D P<1> 34
	PCIE_PEG_R2D_LANE0	PCIE_85D	PCIE	PCIE_T29_R2D P<0> 34
	PCIE_PEG_R2D_LANE3	PCIE_85D	PCIE	PCIE_T29_R2D N<3> 34
	PCIE_PEG_R2D_LANE2	PCIE_85D	PCIE	PCIE_T29_R2D N<2> 34
	PCIE_PEG_R2D_LANE1	PCIE_85D	PCIE	PCIE_T29_R2D N<1> 34
	PCIE_PEG_R2D_LANE0	PCIE_85D	PCIE	PCIE_T29_R2D N<0> 34
		PCIE_85D	PCIE	PCIE_T29_D2R_C P<3..0> 34
		PCIE_85D	PCIE	PCIE_T29_D2R_C N<3..0> 34
	PCIE_CLK100M_T29	CLK_PCTE_90D	CLK_PCTE	PCIE_CLK100M_T29 P 16 34
	PCIE_CLK100M_T29	CLK_PCTE_90D	CLK_PCTE	PCIE_CLK100M_T29 N 16 34

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	SYSCLK_CLK32K_RTC	CLK_SLOW_55S	CLK_SLOW	SYSCLK_CLK32K_RTC	16 25
	SYSCLK_CLK25M_SB	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_SB	16 25
		CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_SB_R	16
		CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_ENET	
		CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_ENET_R	
	SYSCLK_CLK25M_T29	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_T29	25 34
		CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_T29_R	34





PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_I701_555	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_I701_555	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	7
THERM	*	=2:1_SPACING	7
AUDIO	*	=2:1_SPACING	7

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2M1
PCIE	GND	*	GND_P2M1
SATA	GND	*	GND_P2M1
USB	GND	*	GND_P2M1
CLK_PCIE	SB_POWER	*	PWR_P2M1
SATA	SB_POWER	*	PWR_P2M1
USB	SB_POWER	*	PWR_P2M1

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MH
MEM_CMD	GND	*	GND_P2MH
MEM_CTRL	GND	*	GND_P2MH
MEM_DATA	GND	*	GND_P2MH
MEM_DQS	GND	*	GND_P2MH

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_405 OVERRIDE	+	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_720 OVERRIDE	+	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_375 OVERRIDE	+	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_850 OVERRIDE	+	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_950 OVERRIDE	+	OVERRIDE	OVERRIDE	0.075 MM OVERRIDE	10 MM OVERRIDE	OVERRIDE	OVERRIDE
USB_850 OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
CPU_27P4S OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
CLK_PCIE_900 OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE

[illegible]

Audio Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	SPKRAM_P_INR	DIFFEPAIR	AUDIO	SPKRAM_P_INR_P	6 40 51 74
		DIFFEPAIR	AUDIO	SPKRAM_INR_N	6 40 51 74
	MAX98300_R	DIFFEPAIR	AUDIO	MAX98300_R_P	51
		DIFFEPAIR	AUDIO	MAX98300_R_N	51

K21/K78 Specific Net Properties		NET TYPE		
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPECIFIC		
PCIE CLK100M AP	CLK_PCIE 99D	CLK_PCIE	PCIE CLK100M AP CONN P	
	CLK_PCIE 99D	CLK_PCIE	PCIE CLK100M AP CONN N	
	1T01_DIFFEPAIR		CHGR CSI R P	53
	1T01_DIFFEPAIR		CHGR CSI R N	53
	1T01_DIFFEPAIR		CHGR CS0 R P	46 53
	1T01_DIFFEPAIR		CHGR CS0 R N	46 53
(USB_EXTN)	USB_85D	USB	USB2 EXTA MUXED P	39
(USB_EXTN)	USB_85D	USB	USB2 EXTA MUXED N	39
(USB_EXTN)	USB_85D	USB	USB2 LT1 P	39
(USB_EXTN)	USB_85D	USB	USB2 LT1 N	39
	USB_85D	USB	CONN USB2 BT P	
	USB_85D	USB	CONN USB2 BT N	
	USB_85D	USB	USB LT2 P	
	USB_85D	USB	USB LT2 N	
	DP_85D	DISPLAYPORT	DP IG AUX CH C P	
	DP_85D	DISPLAYPORT	DP IG AUX CH C N	
SPK_OUT	DIFFEPAIR	AUDIO	SPKRAMP L P OUT	
SPK_OUT	DIFFEPAIR	AUDIO	SPKRAMP L N OUT	
SPK_OUT	DIFFEPAIR	AUDIO	SPKRAMP SUB P OUT	
SPK_OUT	DIFFEPAIR	AUDIO	SPKRAMP SUB N OUT	
SPK_OUT	DIFFEPAIR	AUDIO	SPKRAMP R P OUT	6 51 52
SPK_OUT	DIFFEPAIR	AUDIO	SPKRAMP R N OUT	6 51 52
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SSM2315 SUB N	
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SSM2315 SUB P	
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SSM2315 L N	
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SSM2315 L P	
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SSM2315 R N	
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SSM2315 R P	
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	AUD L02 N R	
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	AUD L02 P R	
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	AUD L01 N R	
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	AUD L01 P R	
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	AUD L02 N L	
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	AUD L02 P L	
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SPKRAMP INL P	
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SPKRAMP INL N	
SPKRAMP_INR	DIFFEPAIR	AUDIO	SPKRAMP INR P	6 49 51
AUD_DIFF	DIFFEPAIR	AUDIO	SPKRAMP INR N	6 49 51
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SPKRAMP INSUB P	
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SPKRAMP INSUB N	
	USB_85D	USB	USB TPAD R P	
	USB_85D	USB	USB TPAD R N	
		SB_POWER	PP3V3_S5	6 7
		SB_POWER	PP3V3_S0	6 7
		GND	GND	

Misc Net Properties

		NET_TYPE		
ELECTRICAL_CONSTRAINT_SET		PHYSICAL	SPACING	
100W	(USB_EXT4)	USB_85D	USB	USB EXT4 MUXED P
100B	(USB_EXT4)	USB_85D	USB	USB EXT4 MUXED N
100B	(USB_EXT4)	USB_85D	USB	USB LT1 P
100B	(USB_EXT4)	USB_85D	USB	USB LT1 N
100P	(USB_TP4D)	USB_85D	USB	USB TPAD CONN P
100P	(USB_TP4D)	USB_85D	USB	USB TPAD CONN N
100B	SMBUS_SMC_MGMT_SDA	SMR_55S	SMR	I2C SMC SMS_SDA R
100B	SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	I2C SMC SMS_SCL R
100B		SMR_55S	SMR	I2C TCON_SCL
100B		SMR_55S	SMB	I2C TCON_SDA
100B		SMR_55S	SMB	I2C TCON_SCL_CONN
100B		SMR_55S	SMR	I2C TCON_SDA_CONN

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

SYNC MASTER=K21-CONSTRAINTS		SYNC DATE=04/08/2011	
PAGE TITLE			
Project Specific Constraints			
	Apple Inc.		DRAWING NUMBER 051-8870
			SIZE D
		REVISION 3.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH PAGE 108 OF 109	
		SHEET 74 OF 75	

K90i Board-Specific Spacing & Physical Constraints

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA	MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.090 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.140 MM	0.140 MM	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP,BOTTOM	Y	0.195 MM	0.1 MM			
37_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.160 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD
37_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.2 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL10	Y	0.135 MM	0.135 MM		0.130 MM	0.130 MM
72_OHM_DIFF	ISL4, ISL9	Y	0.155MM	0.155 MM		0.130 MM	0.130 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.130 MM	0.130 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL10	Y	0.095 MM	0.1 MM		0.170 MM	0.170 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.115 MM	0.115 MM		0.170 MM	0.170 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.195 MM	0.195 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL10	Y	0.074 MM	0.074 MM		0.250 MM	0.250 MM
100_OHM_DIFF	ISL4, ISL9	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.200 MM	0.200 MM

NOTE: 110_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL10	N	0.070 MM	0.070 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL4, ISL9	Y	0.071 MM	0.071 MM		0.300 MM	0.300 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.280 MM	0.280 MM

NOTE: These are Intel recommended impedances for PEG, unused on K90i.

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
48_OHM_SE	TOP,BOTTOM	Y	0.120 MM	0.165 MM			
48_OHM_SE	*	Y	0.097 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL10	Y	0.110 MM	0.110 MM		0.170 MM	0.170 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.129 MM	0.129 MM		0.170 MM	0.170 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.180 MM	0.180 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
7X_DIELECTRIC	*	0.490 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_DIFF_BGA	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
85_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
85_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 85_DIFF_BGA is 85-ohms differential impedance on outer layers and 80-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_DIFF_BGA	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
90_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
90_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 90_DIFF_BGA is 90-ohms differential impedance on outer layers and 85-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

SYNCHMASTER-A22_CONSTRAINTS		SYNCH DATE=04/08/2011	
PAGE TITLE			
PCB Rule Definitions			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-8870	D	
	REVISION	3.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		109 OF 109	
SHEET		75 OF 75	