

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

K94

CHOPIN

MLB

PVT

REV. A

LAST_MODIFIED=Mon Jan 10 13:11:06 2011

PDF	CSA	CONTENTS	SYNC	MASTER	DATE
1	1	TABLE OF CONTENTS		MIKE	N/A
2	2	BLOCK DIAGRAM: SYSTEM		MIKE	N/A
3	5	BOM TABLE		MIKE	N/A
4	6	AP: MAIN		JAMES	N/A
5	7	AP: I/Os		JAMES	N/A
6	8	AP: NAND		JAMES	N/A
7	9	AP: TV, DP, MIPI		JAMES	N/A
8	10	AP: PWR		JAMES	N/A
9	11	AP: PWR		JAMES	N/A
10	12	AP: MISC & ALIASES		JAMES	N/A
11	13	AP: VIDEO BUFFER, BB USB MUXES		JAMES	N/A
12	14	NAND		JONATHAN	N/A
13	17	VIDEO: DISPLAY PORT		JAMES	N/A
14	20	VIDEO: MLC		MIKE	N/A
15	21	VIDEO: MLC ALIASES		MIKE	N/A
16	22	VIDEO: LVDS CONNECTOR		ALEX	N/A
17	30	GRAPE: GROUNDHOG, CONN, BOOST		RAMSIN	N/A
18	31	GRAPE: Z1, Z2		RAMSIN	N/A
19	36	AUDIO: L63 CODEC		LENG	N/A
20	37	AUDIO: SPEAKER AMP		LENG	N/A
21	38	AUDIO: HEADPHONE OUT		LENG	N/A
22	39	AUDIO: BLANK		LENG	N/A
23	42	AUDIO: DETECT/MIC BIAS		LENG	N/A
24	43	AUDIO: HP/MIC FILTERS		LENG	N/A
25	54	CONNECTOR: CANADA FLEX CONN, SENSOR PANEL ALIASES		MARK B.	N/A
26	55	CONNECTOR: CANADA FLEX FILTERS		MARK B.	N/A
27	56	CONNECTOR: SENSOR PANEL CONNECTOR		MARK B.	N/A
28	57	IO FLEX: DOCK COMPONENTS		JAMES	N/A
29	59	IO FELX: B2B Connector		JAMES	N/A
30	60	CONNECTOR: X23 WIFI/BT		MIKE	N/A
31	61	CONNECTOR: X24 CELLULAR/GPS		MIKE	N/A

DRAWING

TITLE=BACH

ABBREV=DRAWING

PDF	CSA	CONTENTS	SYNC	MASTER	DATE
32	73	POWER: ALIASES		YOSH	N/A
33	75	POWER: BATTERY CONNECTOR		YOSH	N/A
34	81	POWER: PMU		YOSH	N/A
35	82	POWER: PMU		YOSH	N/A
36	83	POWER: 3.3V VR		YOSH	N/A
37	90	DEBUG AND MISC		MIKE	N/A
38	93	FCT/ICT TEST/BRACKETS		MIKE	N/A
39	100	CONSTRAINTS: ASSIGNMENTS		MIKE	N/A
40	101	CONSTRAINTS: ASSIGNMENTS		MIKE	N/A
41	102	CONSTRAINTS: MLB RULES		MIKE	N/A
42	106	CONSTRAINTS: RF RULES		MIKE	N/A

REV

ECN

DESCRIPTION OF REVISION

CK APPD

DATE

A

0001052699

PRODUCTION RELEASED

2011-01-10

8

7

6

5

4

3

2

1

Apple Inc.

CHOPIN MLB

051-8962

D

A.0.0

1 OF 106

1 OF 42

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
-------------	---------------------------	------------	---------	-----------


NEED TO ADD BOM TABLE FOR ALT P/N OF HYNIX (?)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
-------	-----	-------------	-------------------------	----------	------------

JTAGSEL
0 - PARALLEL
1 - DAISY-CHAIN (FOR USE WITH 5-WIRE JTAG)
PER RADAR #6755237

TP HSIC1 AP DATA	A26	HSIC1_DATA
TP HSIC1 AP STB	A27	HSIC1_STB
NC HSIC2 AP DATA	C26	HSIC2_DATA
NC HSIC2 AP STB	D26	HSIC2_STB
JTAG_SEL	N31	JTAG_SEL
JTAG_TRTCK	M30	JTAG_TRTCK
JTAG_TRST*	N29	JTAG_TRST*
JTAG_TDO	M31	JTAG_TDO
JTAG_TDI	M32	JTAG_TDI
JTAG_TMS	N32	JTAG_TMS
JTAG_TCK	N30	JTAG_TCK
AP_TESTMODE	P29	TESTMODE
FUSE1_FSRC	M28	FUSE1_FSRC
AP_TST_STPCLK	P33	TST_STPCLK
TP AP TST_CLKOUT	P34	TST_CLKOUT
AP_FAST_SCAN_CLK	T32	FAST_SCAN_CLK (FOR IC TESTER)
AP_HOLD_RESET	P31	HOLD_RESET (0=NORMAL)
RESET*	P32	RESET*
DDR0_CKEIN	G11	DDR0_CKEIN
DDR1_CKEIN	R7	DDR1_CKEIN
CFSB	W30	CFSB
AP_DDR1_CKEIN_1V2		

SYNC MASTER=JAMES		SYNC DATE=N/A	
PAGE TITLE		AP: MAIN	
Apple Inc.		DRAWING NUMBER	051-8962
		SIZE	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	6 OF 106
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	4 OF 42
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=JAMES

SYNC DATE=N/A

PAGE TITLE

AP: I/Os

 Apple Inc.

DRAWING NUMBER
051-8962


REVISION
A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH

PAGE
7 OF 106

SHEET
5 OF 42



SYNC MASTER=JAMES

SYNC DATE=N/A

AP: NAND

Apple Inc.

051-8962

A.0.0

8 OF 106

6 OF 42

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED











NOTE:
LD03 PROVIDES 50MA TO BOTH H4P AND U1300
IF THAT'S NOT ENOUGH, STUFF R1371 AND NOSTUFF R1370





16GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
335S0701	1	TOSHIBA 32NM 16GB RAW	U1400	16GB_PROD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
335S0682	335S0701	16GB_PROD	U1400	SAMSUNG 35NM 16GB RAW
335S0790	335S0701	16GB_PROD	U1400	SAMSUNG 27NM 16GB RAW
335S0781	335S0701	16GB_PROD	U1400	HYNIX 26NM 16GB PPN

32GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
335S0701	2	TOSHIBA 32NM 16GB RAW	U1400, U1410	32GB_PROD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
335S0682	335S0701	32GB_PROD	U1400, U1410	SAMSUNG 35NM 16GB RAW
335S0790	335S0701	32GB_PROD	U1400, U1410	SAMSUNG 27NM 16GB RAW
335S0781	335S0701	32GB_PROD	U1400, U1410	HYNIX 26NM 16GB PPN

64GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
335S0702	2	TOSHIBA 32NM 32GB RAW	U1400, U1410	64GB_PROD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
335S0665	335S0702	64GB_PROD	U1400, U1410	SAMSUNG 35NM 32GB RAW
335S0791	335S0702	64GB_PROD	U1400, U1410	SAMSUNG 27NM 32GB RAW
335S0722	335S0702	64GB_PROD	U1400, U1410	SANDISK 32NM 32GB RAW
335S0782	335S0702	64GB_PROD	U1400, U1410	HYNIX 26NM 32GB PPN

SYNC MASTER=JONATHAN

SYNC DATE=N/A

PAGE TITLE

NAND

 Apple Inc.

DRAWING NUMBER
051-8962

REVISION
A.0.0


BRANCH

PAGE
14 OF 106

SHEET
12 OF 42




NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




MLC EEPROM:RAW APN 335S0661


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S2799	1	MLC EEPROM 100MHZ LVDS, 2MHZ SWI	U2001	CRITICAL	100MHZ_PANEL



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0652	138S0618			RADAR:8377307



SYNC MASTER=MIKE		SYNC DATE=N/A	
PAGE TITLE		VIDEO: MLC	
Apple Inc.		DRAWING NUMBER	051-8962
		REVISION	A.0.0
		BRANCH	
		PAGE	20 OF 106
		SHEET	14 OF 42
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



14 MLC SDA 3V3 MLC MUX SDA 3V3 14
14 MLC SCL 3V3 MLC MUX SCL 3V3 14

SYNC MASTER=MIKE

SYNC DATE=N/A

PAGE TITLE

VIDEO: MLC ALIASES

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8962

SIZE

D

REVISION

A.0.0

BRANCH


PAGE

21 OF 106

SHEET

15 OF 42

LVDS CONNECTOR




NOSTUFF RESISTORS ARE THERE TO
INVESTIGATE POSSIBILITY OF REMOVING
THE CHOKE

SYNC MASTER=ALEX		SYNC DATE=N/A	
PAGE TITLE		VIDEO: LVDS CONNECTOR	
Apple Inc.		DRAWING NUMBER	051-8962
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	22 OF 106
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	16 OF 42
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0525	1	IC, ASIC, GROUNDHOG B0, 1208 BGA	U3003	CRITICAL	

CONNECTORS TO GRAPE FLEX

P/N 518S0817






MATES WITH LEFTMOST GRAPE FLEX TAIL



MATES WITH RIGHTMOST GRAPE FLEX TAIL


BOOST CONVERTOR




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
311S0523	311S0485		U3007	
311S0524	311S0533		U3009	
311S0525	311S0532		U3010	

PAGE TITLE		SYNC MASTER=RAMSIN		SYNC DATE=N/A	
GRAPE: GROUNDHOG, CONN, BOOST		DRAWING NUMBER		051-8962	
Apple Inc.		REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		30 OF 106	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		17 OF 42	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

ARM9 MCU (Z2 BASED)




ZEPHYR 1+ ASIC



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0652	138S0648		C3107	RADAR: 8392120
138S0618	138S0648		C3107	BOM CONSOLIDATION

SYNC MASTER=RAMSIN		SYNC DATE=N/A	
PAGE TITLE			
GRAPE: Z1, Z2			
 Apple Inc.		DRAWING NUMBER	051-8962
		REVISION	A.0.0
		BRANCH	
		PAGE	31 OF 106
		SHEET	18 OF 42
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

L63 AUDIO CODEC
APN:338S0940



SYNC MASTER=LENG		SYNC DATE=N/A	
PAGE TITLE			
AUDIO: L63 CODEC			
Apple Inc.		DRAWING NUMBER	051-8962
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	36 OF 106
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	19 OF 42
III NOT TO REPRODUCE OR COPY IT			
IV ALL RIGHTS RESERVED			

D

C

B

A

D

C

B

A

SPEAKER AMPLIFIER


APN:353S2958

TURN ON TIME: 7.5MS



80HZ +/- XXX%

TURN ON DELAY: 20MS

GAIN	VDD	GND
12DB	47K	NC
9DB	NC	47K
6DB	SHORT	NC
3DB	NC	NC
0DB	NC	SHORT



L63 LINEOUT2A IS CONNECTED TO U3700
L63 LINEOUT2B IS CONNECTED TO U3710



SYNC MASTER=LENG		SYNC DATE=N/A	
PAGE TITLE		AUDIO: SPEAKER AMP	
Apple Inc.		DRAWING NUMBER	051-8962
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	37 OF 106
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	20 OF 42
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B

A


D

C


B

A


HEADPHONE OUTPUT Zobel Network




DOCK LINE OUTPUT




SYNC MASTER=LENG		SYNC DATE=N/A	
PAGE TITLE			
AUDIO: HEADPHONE OUT			
 Apple Inc.		DRAWING NUMBER	051-8962
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	38 OF 106
		SHEET	21 OF 42




SYNC MASTER=LENG		SYNC DATE=N/A	
PAGE TITLE			
AUDIO: BLANK			
 Apple Inc.		DRAWING NUMBER	051-8962
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	39 OF 106
		SHEET	22 OF 42



HEADPHONE JACK CONNECTION IS ON FRONT PANEL FLEX, CSA 55/PDF 29
PLACE ALL COMPONENTS NEAR J5501




HEADSET JACK INSERTION DETECT




CANADA FLEXES CONN.


APN: 518S0817



SENSOR BOARD CONN ALIASES

39	27	CLK CAM RF FILT	==	CONN CLK CAM RF FILT	27	
48	27	MIPI0C CAM DATA N<0>	MAKE_BASE=TRUE	==	CONN MIPI0C CAM DATA N<0>	27
48	27	MIPI0C CAM DATA P<0>	MAKE_BASE=TRUE	==	CONN MIPI0C CAM DATA P<0>	27
			MAKE_BASE=TRUE	==		
48	27	MIPI0C CAM CLK N	MAKE_BASE=TRUE	==	CONN MIPI0C CAM CLK N	27
48	27	MIPI0C CAM CLK P	MAKE_BASE=TRUE	==	CONN MIPI0C CAM CLK P	27
7		PM_REAR_CAM_SHUTDOWN	MAKE_BASE=TRUE	==	CONN PM_REAR_CAM_SHUTDOWN	
27		PP1V8_SENSOR_FILT	MAKE_BASE=TRUE	==	CONN PP1V8_SENSOR_FILT	27
27		PP2V85_CAM_REAR	MAKE_BASE=TRUE	==	CONN PP2V85_CAM_REAR	27
19		DMIC_SD_SENSOR	MAKE_BASE=TRUE	==	CONN DMIC_SD_SENSOR	27
19		DMIC_SCLK_SENSOR	MAKE_BASE=TRUE	==	CONN DMIC_SCLK_SENSOR	27
39	7	ISP_AP_0_SCL	MAKE_BASE=TRUE	==	CONN ISP_AP_0_SCL	27
39	7	ISP_AP_0_SDA	MAKE_BASE=TRUE	==	CONN ISP_AP_0_SDA	27
39	5	I2C2_SCL_3V0	MAKE_BASE=TRUE	==	CONN I2C2_SCL_3V0	27
39	5	I2C2_SDA_3V0	MAKE_BASE=TRUE	==	CONN I2C2_SDA_3V0	27
5		IRQ_ACCEL_INT1_L	MAKE_BASE=TRUE	==	CONN IRQ_ACCEL_INT1_L	27
5		IRQ_ACCEL_INT2_L	MAKE_BASE=TRUE	==	CONN IRQ_ACCEL_INT2_L	27
5		IRQ_GYRO_INT1	MAKE_BASE=TRUE	==	CONN IRQ_GYRO_INT1	27
5		IRQ_GYRO_INT2	MAKE_BASE=TRUE	==	CONN IRQ_GYRO_INT2	27
39	5	I2C1_SCL_1V8	MAKE_BASE=TRUE	==	CONN I2C1_SCL_1V8	27
39	5	I2C1_SDA_1V8	MAKE_BASE=TRUE	==	CONN I2C1_SDA_1V8	27
35		IRQ_HALL	MAKE_BASE=TRUE	==	CONN IRQ_HALL	27
35		IRQ_PROX_INT_L	MAKE_BASE=TRUE	==	CONN IRQ_PROX_INT_L	27
27		PP3V0_S2R_HALL_FILT	MAKE_BASE=TRUE	==	CONN PP3V0_S2R_HALL	27
35		ONOFF_L	MAKE_BASE=TRUE	==	CONN ONOFF_FTR_L	27
35		SRL_L	MAKE_BASE=TRUE	==	CONN SRL_FTR_L	27
35		AUD_VOL_UP_L	MAKE_BASE=TRUE	==	CONN AUD_VOL_UP_FTR_L	27
35		AUD_VOL_DOWN_L	MAKE_BASE=TRUE	==	CONN AUD_VOL_DOWN_FTR_L	27
			MAKE_BASE=TRUE	==		
27		PP3V0_OPTICAL_SENS	MAKE_BASE=TRUE	==	CONN PP3V0_OPTICAL_SENS	27






SENSOR PANEL CONNECTOR

CABLINE-CA CONNECTOR: 518S0787


CRITICAL
J5600
CABLINE-CA
F-RT-SM

CONNECTED BY
PG 54 ALIASES

- CONN PP2V85_CAM_REAR
- CONN PP1V8_SENSOR_FILT
- CONN CLK_CAM_RF_FILT
- CONN ISP_AP_0_SCL
- CONN ISP_AP_0_SDA
- CONN_PM_REAR_CAM_SHUTDOWN
- CONN_MIPI0C_CAM_DATA_N<0>
- CONN_MIPI0C_CAM_DATA_P<0>
- CONN_MIPI0C_CAM_CLK_N
- CONN_MIPI0C_CAM_CLK_P
- CONN_I2C1_SDA_1V8
- CONN_I2C1_SCL_1V8
- CONN_I2C2_SDA_3V0
- CONN_I2C2_SCL_3V0
- CONN_AUD_VOL_DOWN_FTR_L
- CONN_AUD_VOL_UP_FTR_L
- CONN_SRL_FTR_L
- CONN_ONOFF_FTR_L
- CONN_DMIC_SD_SENSOR
- CONN_DMIC_SCLK_SENSOR
- CONN_PP3V0_OPTICAL_SENS




PAGE TITLE		SYNC DATE=N/A	
CONNECTOR: SENSOR PANEL CONNECTOR		DRAWING NUMBER	SIZE
Apple Inc.		051-8962	D
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		56 OF 106	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		27 OF 42	
IV ALL RIGHTS RESERVED			



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0090	377S0081		DZ5751	?
377S0111	377S0099		DZ5710, DZ5711	RADAR: 8379541
377S0107	377S0066		DZ5710, DZ5711	RADAR: 8289785
155S0625	155S0559		L5700, L5701	RADAR: 8423156

SYNC MASTER=JAMES		SYNC DATE=N/A	
PAGE TITLE			
IO FLEX: DOCK COMPONENTS			
Apple Inc.		DRAWING NUMBER	051-8962
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	57 OF 106
SHEET		28 OF 42	



SYNC MASTER=JAMES

SYNC DATE=N/A

PAGE TITLE

IO FELX: B2B Connector

 Apple Inc.

DRAWING NUMBER
051-8962

SIZE
D

REVISION
A.0.0


BRANCH

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE
59 OF 106

SHEET
29 OF 42




X23 WIFI/BT CONNECTOR




X24 CELLULAR/GPS CONNECTOR



POWER CONN / ALIAS








NOTE:
VERIFY PINOUT OF
BATTERY CONNECTOR
VERIFY MOUNTING CONN TO GND

SYNC MASTER=YOSH		SYNC DATE=N/A	
PAGE TITLE		POWER: BATTERY CONNECTOR	
DRAWING NUMBER		051-8962	SIZE D
REVISION		A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:		PAGE 75 OF 106	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET 33 OF 42	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0392	197S0299		Y8138	ALT FOUNDRY







PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S9972	376S9612		Q8351	RADAR: 8537168

SYNC MASTER=YOSH

SYNC DATE=N/A

PAGE TITLE

POWER: 3.3V MLC & 1.2V VR

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8962

REVISION

A.0.0


BRANCH


PAGE

83 OF 106

SHEET

36 OF 42





Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
U600		CLK_50S	CLK	CLK 32K PMU	10 35
U602		CLK_50S	CLK	CLK 32K WLAN	30 35
U604		CLK_50S	CLK	CLK 32K GPS	31 35
U606		CLK_50S	CLK	CLK CAM FF	7 26
U608		CLK_50S	CLK	CLK CAM FF FILT	
U609		CLK_50S	CLK	CLK CAM FF CONN	25 26
U60A		CLK_50S	CLK	CLK CAM RF	7 27
U60B		CLK_50S	CLK	CLK CAM RF FILT	25 27
U60C		CLK_50S	CLK	I2S AP 0 MCK	5
U60D		CLK_50S	CLK	I2S AP 0 MCK R	5 19
U60E		CLK_50S	CLK	CLK CAM FF R	7
U60F		CLK_50S	CLK	CLK CAM RF R	7

NAND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
NAND_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
NAND	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
U600		NAND_50S	NAND	F0AD<7...0>	6 12
U602		NAND_50S	NAND	F0CE0 L	6 12
U604		NAND_50S	NAND	F0CE1 L	6 12
U606		NAND_50S	NAND	F0CE2 L	6 12
U608		NAND_50S	NAND	F0CE3 L	6 12
U609		NAND_50S	NAND	F0CE4 L	6 12
U60A		NAND_50S	NAND	F0CE5 L	6 12
U60B		NAND_50S	NAND	F0CE6 L	6 12
U60C		NAND_50S	NAND	F0CE7 L	6 12
U60D		NAND_50S	NAND	F0CLE	6 12
U60E		NAND_50S	NAND	F0ALE	6 12
U60F		NAND_50S	NAND	F0RE L	6 12
U610		NAND_50S	NAND	F0WE L	6 12
U612		NAND_50S	NAND	F0WP L	6 12
U614		NAND_50S	NAND	F1AD<7...0>	6 12
U616		NAND_50S	NAND	F1CE0 L	6 12
U618		NAND_50S	NAND	F1CE1 L	6 12
U619		NAND_50S	NAND	F1CE2 L	6 12
U61A		NAND_50S	NAND	F1CE3 L	6 12
U61B		NAND_50S	NAND	F1CE4 L	6 12
U61C		NAND_50S	NAND	F1CE5 L	6 12
U61D		NAND_50S	NAND	F1CE6 L	6 12
U61E		NAND_50S	NAND	F1CE7 L	6 12
U61F		NAND_50S	NAND	F1CLE	6 12
U620		NAND_50S	NAND	F1ALE	6 12
U622		NAND_50S	NAND	F1RE L	6 12
U624		NAND_50S	NAND	F1WE L	6 12
U626		NAND_50S	NAND	F1WP L	
U628		NAND_50S	NAND	F2AD<7...0>	
U629		NAND_50S	NAND	F2CE0 L	
U62A		NAND_50S	NAND	F2CE1 L	
U62B		NAND_50S	NAND	F2CE2 L	
U62C		NAND_50S	NAND	F2CE3 L	
U62D		NAND_50S	NAND	F2CLE	
U62E		NAND_50S	NAND	F2ALE	
U62F		NAND_50S	NAND	F2RE L	
U630		NAND_50S	NAND	F2WE L	
U632		NAND_50S	NAND	F2WP L	
U634		NAND_50S	NAND	F3AD<7...0>	
U635		NAND_50S	NAND	F3CE0 L	
U636		NAND_50S	NAND	F3CE1 L	
U637		NAND_50S	NAND	F3CE2 L	
U638		NAND_50S	NAND	F3CE3 L	
U639		NAND_50S	NAND	F3CLE	
U63A		NAND_50S	NAND	F3ALE	
U63B		NAND_50S	NAND	F3RE L	
U63C		NAND_50S	NAND	F3WE L	
U63D		NAND_50S	NAND	F3WP L	

JTAG

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
JTAG	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
U600			JTAG	JTAG AP TCK	4 28
U602			JTAG	JTAG AP TMS	4 28
U604			JTAG	JTAG AP TDI	4 10
U606			JTAG	JTAG AP TDO	4 10
U608			JTAG	JTAG AP TRST L	4 10

I2C

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2C_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2C	*	*	1.5:1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
U600		I2C_50S	I2C	I2C1 SDA 1V8	5 25
U602		I2C_50S	I2C	I2C1 SCL 1V8	5 25
U604		I2C_50S	I2C	I2C0 SDA 1V8	5 10 19 35
U606		I2C_50S	I2C	I2C0 SCL 1V8	5 10 19 35
U608		I2C_50S	I2C	I2C2 SDA 3V0	5 25 26
U60A		I2C_50S	I2C	I2C2 SCL 3V0	5 25 26
U60B		I2C_50S	I2C	ISP AP 0 SCL	7 25
U60C		I2C_50S	I2C	ISP AP 0 SDA	7 25
U60D		I2C_50S	I2C	ISP AP 1 SCL	7 26
U60E		I2C_50S	I2C	ISP AP 1 SDA	7 26
U60F		I2C_50S	I2C	I2C2 SCL 3V0 ALS	25 26
U610		I2C_50S	I2C	I2C2 SDA 3V0 ALS	25 26
U612		I2C_50S	I2C	ISP CAM 1 SCL	25 26
U614		I2C_50S	I2C	ISP CAM 1 SDA	25 26

XTAL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRYSTAL	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
U600			CRYSTAL	XTAL 24M I	4
U602			CRYSTAL	XTAL 24M 0	4
U604			CRYSTAL	24M 0	4

VREF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VREF	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
U600			VREF	PPVREF DDR0 CA	8
U602			VREF	PPVREF DDR0 DQ	8
U604			VREF	PPVREF DDR1 CA	8
U606			VREF	PPVREF DDR1 DQ	8

USB

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
U600		USB_90D	USB	USB D P	4 28
U602		USB_90D	USB	USB D N	4 28
U604		USB_90D	USB	USB PT DK CON D P	28 29
U606		USB_90D	USB	USB PT DK CON D N	28 29
U608		USB_90D	USB	USB BB D P	11 31
U60A		USB_90D	USB	USB BB D N	11 31
U60B		USB_90D	USB	USB FS D P	4 11
U60C		USB_90D	USB	USB FS D N	4 11
U60D		USB_90D	USB	USB FS N ACC TX	11 28
U60E		USB_90D	USB	USB FS P ACC RX	11 28
U60F		USB_90D	USB	ACC PT DK CON TX	28 29
U610		USB_90D	USB	ACC PT DK CON RX	28 29

I2S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2S_90S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2S	*	*	3:1_SPACING
I2S	I2S	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
U600		I2S_50S	I2S	I2S AP 0 BCLK	5 19
U602		I2S_50S	I2S	I2S AP 0 LRCK	5 19
U604		I2S_50S	I2S	I2S AP 0 DIN	5 19
U606		I2S_50S	I2S	I2S AP 0 DOUT	5 19
U608		I2S_50S	I2S	L63 ASP SDOUT	19
U60A		I2S_50S	I2S	I2S AP 2 BCLK	5 19 30
U60B		I2S_50S	I2S	I2S AP 2 LRCK	5 19 30
U60C		I2S_50S	I2S	I2S AP 2 DIN	5 19 30
U60D		I2S_50S	I2S	I2S AP 2 DOUT	5 19 30
U60E		I2S_50S	I2S	L63 VSP SDOUT	19
U60F		I2S_50S	I2S	I2S AP 3 BCLK	5 19
U610		I2S_50S	I2S	I2S AP 3 LRCK	5 19
U612		I2S_50S	I2S	I2S AP 3 DIN	5 19
U614		I2S_50S	I2S	I2S AP 3 DOUT	5 19
U616		I2S_50S	I2S	L63 XSP SDOUT	19

DWI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DWI	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
U600			DWI	DWI AP CLK	5 35
U602			DWI	DWI AP DI	5 35
U604			DWI	DWI AP DO	5 35

SYNC MASTER=MIKE		SYNC DATE=N/A	
PAGE TITLE		CONSTRAINTS: ASSIGNMENTS	
Apple Inc.		DRAWING NUMBER	051-8962
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	100 OF 106
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	39 OF 42
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

ANALOG VIDEO CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
VID_50S	*	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ANALOG_VIDEO	*	*	5:1_SPACING
ANALOG_VIDEO	ANALOG_VIDEO	*	3:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
E225	VID_50S	ANALOG_VIDEO	DAC AP OUT1 7 11
E226	VID_50S	ANALOG_VIDEO	DAC AP OUT2 7 11
E227	VID_50S	ANALOG_VIDEO	DAC AP OUT3 7 11
E228	VID_50S	ANALOG_VIDEO	BUF C Y 11
E229	VID_50S	ANALOG_VIDEO	BUF CVBS PB 11
E230	VID_50S	ANALOG_VIDEO	BUF Y PR 11
E231	VID_50S	ANALOG_VIDEO	VIDEO EMI CVBS_PB 10 11 28
E232	VID_50S	ANALOG_VIDEO	VIDEO EMI C_Y 10 11 28
E233	VID_50S	ANALOG_VIDEO	VIDEO EMI Y PR 10 11 28
E234	VID_50S	ANALOG_VIDEO	VIDEO PT DK CON CVBS_PB 28 29
E235	VID_50S	ANALOG_VIDEO	VIDEO PT DK CON_C_Y 28 29
E236	VID_50S	ANALOG_VIDEO	VIDEO PT DK CON_Y_PR 28 29

LVDS

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	*	*	4:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
E237	LVDS_100D	LVDS	LVDS DATA P<2..0> 14 16
E238	LVDS_100D	LVDS	LVDS DATA N<2..0> 14 16
E239	LVDS_100D	LVDS	LVDS DATA CONN_P<2..0> 16
E240	LVDS_100D	LVDS	LVDS DATA CONN_N<2..0> 16
E241	LVDS_100D	LVDS	LVDS CLK P 14 16
E242	LVDS_100D	LVDS	LVDS CLK N 14 16
E243	LVDS_100D	LVDS	LVDS CLK CONN_P 16
E244	LVDS_100D	LVDS	LVDS CLK CONN_N 16

DISPLAYPORT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DP_100D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP	*	*	5:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
E245	DP_100D	DP	DP AP TX P<0> 7 10 13
E246	DP_100D	DP	DP AP TX N<0> 7 10 13
E247	DP_100D	DP	DP AP TX P<1> 7 10 13
E248	DP_100D	DP	DP AP TX N<1> 7 10 13
E249	DP_100D	DP	DP AP AUX_P 7 13
E250	DP_100D	DP	DP AP AUX_N 7 13
E251	DP_100D	DP	DP EMI TX P<0> 13 28
E252	DP_100D	DP	DP EMI TX N<0> 13 28
E253	DP_100D	DP	DP EMI TX P<1> 13 28
E254	DP_100D	DP	DP EMI TX N<1> 13 28
E255	DP_100D	DP	DP EMI AUX_P 13 28
E256	DP_100D	DP	DP EMI AUX_N 13 28
E257	DP_100D	DP	DP PT DK CON_TX_P<0> 28 29
E258	DP_100D	DP	DP PT DK CON_TX_N<0> 28 29
E259	DP_100D	DP	DP PT DK CON_TX_P<1> 28 29
E260	DP_100D	DP	DP PT DK CON_TX_N<1> 28 29
E261	DP_100D	DP	DP PT DK CON_AUX_P 28 29
E262	DP_100D	DP	DP PT DK CON_AUX_N 28 29

AUDIO/SPEAKER

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUDIO	*	1:1_DIFFPAIR
SPEAKER	*	SPEAKER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
AUDIO	*	*	3:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
E263	AUDIO	AUDIO	LEFT_CH_OUT_P 19 20
E264	AUDIO	AUDIO	LEFT_CH_OUT_REF 19 20
E265	AUDIO	AUDIO	LEFT_CH_P 20
E266	AUDIO	AUDIO	SSM2375_L_IN_P 20
E267	AUDIO	AUDIO	SSM2375_L_IN_N 20
E268	AUDIO	AUDIO	RIGHT_CH_OUT_P 19 20
E269	AUDIO	AUDIO	RIGHT_CH_OUT_REF 19 20
E270	AUDIO	AUDIO	RIGHT_CH_P 20
E271	AUDIO	AUDIO	SSM2375_R_IN_P 20
E272	AUDIO	AUDIO	SSM2375_R_IN_N 20
E273	AUDIO	AUDIO	EXT_MIC_P 19 23
E274	AUDIO	AUDIO	EXT_MIC_REF 19 23

SDIO

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SDIO_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SDIO	*	*	2:1_SPACING
SDIO_CLK	*	*	4:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
E275	SDIO_50S	SDIO_CLK	SDIO_WL_CLK 5 30
E276	SDIO_50S	SDIO_CLK	SDIO_WL_CLK_R 5 30
E277	SDIO_50S	SDIO	SDIO_WL_CMD 5 30
E278	SDIO_50S	SDIO	SDIO_WL_DATA<3..0> 5 30

SPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SPI_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI	*	*	2:1_SPACING

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
E279	SPT_50S	SPT	SPI_GRAPE_MISO 5 17
E280	SPT_50S	SPT	SPI_GRAPE_MOSI 5 17
E281	SPT_50S	SPT	SPI_GRAPE_SCLK 5 17
E282	SPT_50S	SPT	SPI_GRAPE_CS_L 5 17
E283	SPT_50S	SPT	SPI_IPC_MISO 5 31
E284	SPT_50S	SPT	SPI_IPC_MOSI 5 31
E285	SPT_50S	SPT	SPI_IPC_SCLK 5 31
E286	SPT_50S	SPT	SPI_IPC_MRDY 5 31

D

C

B

A

D

C

B

A

SYNC MASTER=MIKE

SYNC DATE=N/A

PAGE TITLE

CONSTRAINTS: ASSIGNMENTS

 Apple Inc.

DRAWING NUMBER
051-8962

REVISION
A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH

PAGE
101 OF 106

SHEET
40 OF 42

MLB CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, BOTTOM	NO_TYPE, BGA, BGA06-06	MM	15.2

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

SINGLE-ENDED PHYSICAL RULES
45 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	ISL2, ISL3, ISL8, ISL9	Y	0.055 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL4, ISL5, ISL6, ISL7	Y	0.060 MM	0.060 MM	3.0 MM		
45_OHM_SE	*	N	0.060 MM	0.060 MM	3.0 MM		

50 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM	3.0 MM		
50_OHM_SE	*	N	0.050 MM	0.050 MM	3.0 MM		

50 OHMS - CLEAR ON LAYER 2 AND 5

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE_RF	TOP	Y	0.240 MM	0.240 MM	3.0 MM		
50_OHM_SE	ISL4	Y	0.060 MM	0.060 MM	3.0 MM		

50 OHMS - CLEAR ON TOP AND BOTTOM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	ISL2, ISL9	Y	0.090 MM	0.090 MM	3.0 MM		

DIFFERENTIAL PAIR PHYSICAL RULES

100 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	TOP, BOTTOM	Y	0.076 MM	0.076 MM		0.210 MM	0.210 MM
100_OHM_DIFF	N	Y	0.057 MM	0.057 MM	=STANDARD	0.300 MM	0.300 MM

90 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.095 MM	0.095 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL3, ISL8, ISL9	Y	0.054 MM	0.054 MM	=STANDARD	0.200 MM	0.100 MM
90_OHM_DIFF	ISL4, ISL5, ISL6, ISL7	Y	0.060 MM	0.060 MM	=STANDARD	0.200 MM	0.100 MM

AUDIO PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.08 MM	0.08 MM
SPEAKER	*	Y	0.3 MM	0.19MM	10 MM	0.08 MM	0.08 MM

BGA AREA PHYSICAL RULES

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	BGA_PHY

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BGA_PHY	*	Y	0.060 MM	0.060 MM	=STANDARD	0.076 MM	0.075 MM

SPACING CONSTRAINTS

DEFAULT/BGA SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.08 MM	?
STANDARD	*	=DEFAULT	?
BGA_SPA	*	=DEFAULT	?

REGULAR SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.060 MM	?
0P08_SPACING	*	0.080 MM	?
1.5:1_SPACING	*	0.090 MM	?
2:1_SPACING	*	0.120 MM	?
2.5:1_SPACING	*	0.150 MM	?
3:1_SPACING	*	0.180 MM	?
4:1_SPACING	*	0.240 MM	?
5:1_SPACING	*	0.300 MM	?
0P5MM_SPACING	*	0.5 MM	?
0P64MM_SPACING	*	0.64 MM	?

*NOTE: ASSUMING 0.060MM DIELECTRIC THICKNESS

POWER/GND SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PWR_P1SPACING	*	0.1 MM	900
GND_P1SPACING	*	0.1 MM	950
SWITCHNODE	*	0.5 MM	1000
SWITCHNODE	TOP, BOTTOM	0.2 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_SPA
CLK	*	BGA	BGA_SPA
PWR	*	*	PWR_P1SPACING
GND	*	*	GND_P1SPACING
SWITCHNODE	*	*	SWITCHNODE
ANLG	*	*	3:1_SPACING

NOTES:

- 0.075 MM ~ 3 MIL
- 0.089 MM ~ 3.5 MIL
- 0.102 MM ~ 4 MIL
- 0.114 MM ~ 4.5 MIL
- 0.125 MM ~ 5 MIL
- 0.140 MM ~ 5.5 MIL
- 0.15 MM ~ 6 MIL
- 0.18 MM ~ 7 MIL
- 0.2 MM ~ 8 MIL
- 0.25 MM ~ 10 MIL
- 0.3 MM ~ 12 MIL
- 0.33 MM ~ 13 MIL
- 0.4 MM ~ 16 MIL
- 1.0 MM = 39.37 MIL

SYNC MASTER=MIKE

SYNC DATE=N/A

CONSTRAINTS: MLB RULES

 Apple Inc.

DRAWING NUMBER
051-8962

REVISION
A.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
102 OF 106

SHEET
41 OF 42

SIZE
D

D

C

B


A

D

C

B

A



SYNC MASTER=MIKE

SYNC DATE=N/A

PAGE TITLE

CONSTRAINTS: RF RULES

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8962

SIZE

D

REVISION

A.0.0

BRANCH

PAGE

106 OF 106

SHEET

42 OF 42