

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
8	0003549590	ENGINEERING RELEASED	2014-12-19

X304 MLB SCHEMATIC - DVT

Fri Dec 19 12:14:48 2014

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	YHARTANTO_344	12/21/2012
2	2	BOM Configuration	SHART_344	11/27/2012
3	3	BOM Configuration	J14	09/04/2012
4	4	PD Parts	LDUNN_344	01/13/2013
5	5	CPU GFX, NCTF, RSVD	J41	10/23/2012
6	6	CPU Misc, JTAG, CFG, RSVD	J41	10/23/2012
7	7	CPU LPDDR3 Interfaces	J41	10/23/2012
8	8	CPU & PCH Power	J41	10/23/2012
9	9	CPU & PCH Grounds	J41	10/23/2012
10	10	CPU Decoupling	J41	10/23/2012
11	12	PCH Decoupling	J41	10/23/2012
12	13	PCH Audio/JTAG/SATA/CLK	J41	12/17/2012
13	14	PCH PM/PCI/GFX	J41	02/21/2013
14	15	PCH PCIe, USB, LPC, SPI, SMBus	J41	10/23/2012
15	16	PCH GPIO/MISC/LPIO	J41	01/19/2013
16	18	CPU/PCH Merged XDP	WFERRY_343	12/21/2012
17	19	Chipset Support	J41	01/30/2013
18	20	Project Chipset Support	J41	10/23/2012
19	22	LPDDR3 VREF Margining	YHARTANTO_344	01/02/2013
20	23	LPDDR3 DRAM Channel A (00-31)	J41_MLB	02/06/2013
21	24	LPDDR3 DRAM Channel A (32-63)	J41_MLB	02/06/2013
22	25	LPDDR3 DRAM Channel B (00-31)	J41_MLB	02/06/2013
23	26	LPDDR3 DRAM Channel B (32-63)	J41_MLB	02/06/2013
24	27	LPDDR3 DRAM Termination	J41_MLB	02/06/2013
25	28	Thunderbolt Host (1 of 2)	T29_RR	01/19/2013
26	29	Thunderbolt Host (2 of 2)	T29_RR	12/17/2012
27	30	Thunderbolt Mobile Support	T29_RR	11/19/2012
28	32	Thunderbolt Connector A	T29_RR	10/26/2012
29	33	Thunderbolt Connector B	T29_RR	10/26/2012
30	34	DDC Crossbar	J14	10/23/2012
31	35	Wireless Support	J41	11/01/2012
32	37	SSD Connector	YHARTANTO_344	12/18/2012
33	39	Camera (1 of 2)	J45	01/24/2013
34	40	Camera (2 of 2)	J41	12/21/2012
35	46	External A USB3 Connector	J41	10/23/2012
36	48	Keyboard & Trackpad (1 of 2)	JACK_J52	01/28/2014
37	49	Keyboard & Trackpad (2 of 2)	JACK_J52	01/31/2014
38	50	SMC	JACK_J52	11/07/2013
39	51	SMC Shared Support	JACK_J52	10/24/2013
40	52	SMC Project Support	JACK_J52	11/07/2013
41	53	SMBus Connections	GK00_J52	12/06/2013
42	54	Power Sensors: High Side	JACK_J52	12/15/2013

Page	(.csa)	Contents	Sync	Date
43	55	Power Sensors: Load Side	JACK_352	12/06/2013
44	56	Power Sensors: Extended	JACK_352	10/26/2013
45	58	Thermal Sensors	YHARTANTO_344	01/07/2013
46	60	Fan	J41	10/23/2012
47	61	SPI Debug Connector	YHARTANTO_344	01/09/2013
48	62	Audio: Codec, Analog	JCURCIO_344	06/13/2013
49	63	Audio: Codec, Digital	JCURCIO_344	07/25/2013
50	64	Audio: Speaker Amps	DIRK_344	01/09/2013
51	65	Audio: Jack Support	JCURCIO_344	07/25/2013
52	66	Audio: Jack Translators	JCURCIO_344	06/13/2013
53	70	DC-In & Battery Connectors	YHARTANTO_344	01/09/2013
54	71	PBus Supply & Battery Charger	AHARTMAN_352	11/06/2013
55	72	CPU VR12.6 VCC Regulator IC	J41	10/23/2012
56	73	CPU VR12.6 VCC Power Stage	J41	10/23/2012
57	74	LPDDR3 Supply	J41_MLB	05/21/2013
58	75	5V & 3.3V Power Supply	J14	10/23/2012
59	76	1.05V Power Supply	AHARTMAN_352	10/29/2013
60	77	LCD & KBD Backlight Driver	SHART_344	11/20/2012
61	78	Misc Power Supplies	AHARTMAN_352	11/06/2013
62	79	X239 Power Supply	AHARTMAN_352	11/06/2013
63	80	Power FETs	J41	10/23/2012
64	81	Power Control	AHARTMAN_352	11/06/2013
65	83	eDP Display Connector	GK00_352	05/04/2014
66	95	RIO Connector	GK00_352	05/01/2014
67	97	Display Mux: HDMI vs DP	SRAMAN_344	01/29/2013
68	100	Power Aliases	SHART_344	01/14/2013
69	102	Signal Aliases	SHART_344	11/19/2012
70	103	Memory Bit & Byte Swizzle	AHARTMAN_352	10/29/2013
71	104	Functional & ICT Test	GK00_352	12/06/2013
72	110	PCB Rule Definitions	YHARTANTO_344	12/14/2012
73	111	CPU Constraints	YHARTANTO_344	01/13/2013
74	112	USB Constraints	YHARTANTO_344	01/07/2013
75	113	PCH Constraints	YHARTANTO_344	01/08/2013
76	114	Memory Constraints	YHARTANTO_344	01/02/2013
77	115	TBT, DP, HDMI Constraints	GK00_352	12/06/2013
78	116	Camera Constraints	YHARTANTO_344	01/09/2013
79	117	SMC Constraints	YHARTANTO_344	01/02/2013
80	118	Project Specific Constraints	YHARTANTO_344	01/04/2013
81	119	PCIe Constraints	YHARTANTO_344	01/13/2013
82	120	Reference	J14	10/23/2012

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-1573	1	SCHEM, MLB, X304	SCH	CRITICAL	
820-4924	1	PCBF, MLB, X304	PCB	CRITICAL	

DRAWING TITLE		SCHEM, MLB, X304	
	Apple Inc.		DRAWING NUMBER 051-1573
			SIZE D
			REVISION 8.0.0
			BRANCH dvt1
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 1 OF 120	SHEET 1 OF 82

BOM Groups

BOM GROUP	BOM OPTIONS
X304_COMMON	ALTERNATE, COMMON, X304_COMMON1, X304_COMMON2, X304_COMMON3, X304_COMMON4, X304_PROGPARTS
X304_COMMON1	TBTHV:P15V, SKIP_5V3V3:AUDIBLE, PANEL:NEW, SSD_CLKREQ:BI
X304_COMMON2	EDP, EDP_LS_CAP, CAMERA_3V3:S0, CAM_WAKE:NO, CAM_XTAL:NO, VCORE_FETS
X304_COMMON3	XDP, SAMCONN, BKL1:PROD, CPUTHRM:ALRT, LOADRC:NO, OTHERRC:NO, DDRRC:NO, TBTRC:NO, BMONRC:NO, TPADRC:NO
X304_PROGPARTS	SMC_PROG:PROTO0, BOOTROM_PROG, TBTRM_PROG
X304_DEVEL:ENG	ALTERNATE, ENGISNS, XDP_CONN, DBGLED
X304_DEVEL:DVT	ALTERNATE, ENGISNS, XDP_CONN, S0PGOOD_ISL
X304_DEVEL:PVT	ALTERNATE
ENGISNS	LOADISNS, OTHERISNS, DDRISNS, TBTISNS, BMONISNS, TPADISNS

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S00107	1	CPU, BW, SR26K, PRQ, F0-B2, 2.7, 28W, 1.05, 1168	U0500	CRITICAL	CPU_BDW23:2.7G
337S00108	1	CPU, BW, SR26H, PRQ, F0-B2, 2.9, 28W, 1.1, 1168	U0500	CRITICAL	CPU_BDW23:2.9G
337S00109	1	CPU, BW, SR26E, PRQ, F0-B2, 3.1, 28W, 1.1, 1168	U0500	CRITICAL	CPU_BDW23:3.1G

998-7866	1	INTERPOSER, BGA1168P, SINGLE SIDE	U0500	CRITICAL	CPU_SOCKET
338S1247	1	IC, TBT, FR-4C, AB, PQ, CIO, SR13C, FCBGA288	U2800	CRITICAL	
338S1264	1	IC, BCM1570A2KFEB4G, S2 CMRA, 8XB, 208FCBGA	U3900	CRITICAL	
376S1194	2	MOSFET, N-CH, 30V, 15.3A, 12M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET:VSHY
376S1193	2	MOSFET, N-CH, 30V, 22A, 6.0M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET:VSHY
376S00036	2	MOSFET, N-CH, 30V, 52A, 5.9MO, 3.3X3.3 DFN8	Q7310, Q7320	CRITICAL	VCORE_FET:ONSMI
376S00037	2	MOSFET, N-CH, 30V, 64A, 3.5MO, 3.3X3.3 DFN8	Q7311, Q7321	CRITICAL	VCORE_FET:ONSMI

Programmables (All Builds)

TBT

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S00192	1	T29, EPROM, FALCON RIDGE (V27.1) EVT2, X304	U2890	CRITICAL	TBTROM_PROG

SMC

341S3982	1	IC, SMC-B1, EXT(V2.21A5) PROT0 0, X304	U5000	CRITICAL	SMC_PROG:PROT00
----------	---	--	-------	----------	-----------------

EFI ROM

341S00235	1	EFI ROM,MLB (V0145) DVT,X304	U6100	CRITICAL	BOOTROM_PROG
-----------	---	------------------------------	-------	----------	--------------

Variable BOM Groups

BOM GROUP	BOM OPTIONS
X304_COMMON4	SMCBOARDID:16

Development/Base BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-1314	1	X304 MLB COMMON BOM	BASE	CRITICAL	BASE_BOM
985-1319	1	X304 MLB DEVEL BOM	DEVEL	CRITICAL	DEVEL_BOM

Sub - BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-1318	1	VCORE FET, VSHY, X304	VCOREFETS	CRITICAL	VCORE_FETS

Main DRAM SPD Straps

BOM GROUP	BOM OPTIONS
RAM_16G_HYNIX_1600	16G_HYNIX_1600, RAMCFG3:L, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L
RAM_16G_HYNIX_1866	16G_HYNIX_1866, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L
RAM_8G_HYNIX_1600	8G_HYNIX_1600, RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H
RAM_8G_HYNIX_1866	8G_HYNIX_1866, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:H
RAM_4G_HYNIX_1600	4G_HYNIX_1600, RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:L
RAM_4G_HYNIX_1866	4G_HYNIX_1866, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L
RAM_16G_ELPIDA_1600	16G_ELPIDA_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L
RAM_16G_ELPIDA_1866	16G_ELPIDA_1866, RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L
RAM_8G_ELPIDA_1600	8G_ELPIDA_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H
RAM_8G_ELPIDA_1866	8G_ELPIDA_1866, RAMCFG3:H, RAMCFG2:H, RAMCFG1:L, RAMCFG0:H
RAM_4G_ELPIDA_1600	4G_ELPIDA_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:L, RAMCFG0:L
RAM_4G_ELPIDA_1866	4G_ELPIDA_1866, RAMCFG3:H, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L
RAM_8G_SAMSUNG_1600	8G_SAMSUNG_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:H, RAMCFG0:H
RAM_8G_SAMSUNG_1866	8G_SAMSUNG_1866, RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H
RAM_4G_SAMSUNG_1600	4G_SAMSUNG_1600, RAMCFG3:L, RAMCFG2:L, RAMCFG1:H, RAMCFG0:H
RAM_4G_SAMSUNG_1866	4G_SAMSUNG_1866, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Strategic Silicon

PART#	STRATEGIC VALUE	COMMENT
337S00068	08	CPU
337S00069	08	CPU
337S00070	08	CPU
337S00071	08	CPU
353S00260	07	TPAD ELEC FUSE
333S0786	07	SYS MEMORY HYNIX
333S0784	07	SYS MEMORY HYNIX
333S0792	07	SYS MEMORY MICRON
333S0790	07	SYS MEMORY MICRON
333S00004	07	SYS MEMORY SAMSUNG
311S0597	02	KEYBOARD I2C EXPANDER
359S0197	01	GREEN CLOCK
338S1247	01	FALCON RIDGE
353S3931	01	TBT PWR MUX
353S3812	01	TBT MUX
353S3814	01	TBT MUX
353S00895	01	DDC CROSSBAR
353S3328	01	DDC CROSSBAR
343S0511	01	PCI-E DELAY IC
338S1264	01	S2
333S0760	01	S2 MEMORY
333S0704	01	S2 MEMORY
353S3054	01	USB POWER/SAFETY
343S0649	01	SMC RESET CHIP
353S4080	01	AUDIO
353S2888	01	AUDIO AMPS
353S2958	01	AUDIO AMPS
353S2929	01	BAT CHARGER
353S00036	01	VR12.6 CONTROLLER
353S4160	01	BEN
343S0666	01	SAK, HDMI SELECT
341S3982	01	SMC
341S00192	01	T29 ROM
341S00235	01	EFI ROM


Main DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0783	4	IC, SDRAM, 25nm 32Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	16G_HYNIX_1600
333S0784	4	IC, SDRAM, 25nm 32Gb, LPDDR3-1866, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	16G_HYNIX_1866
333S0785	4	IC, SDRAM, 29nm 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	8G_HYNIX_1600
333S0786	4	IC, SDRAM, 29nm 16Gb, LPDDR3-1866, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	8G_HYNIX_1866
333S0787	4	IC, SDRAM, 29nm 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	4G_HYNIX_1600
333S0788	4	IC, SDRAM, 29nm 8Gb, LPDDR3-1866, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	4G_HYNIX_1866
333S0789	4	IC, SDRAM, 25nm 32Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	16G_ELPIDA_1600
333S0790	4	IC, SDRAM, 25nm 32Gb, LPDDR3-1866, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	16G_ELPIDA_1866
333S0791	4	IC, SDRAM, 25nm 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	8G_ELPIDA_1600
333S0792	4	IC, SDRAM, 25nm 16Gb, LPDDR3-1866, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	8G_ELPIDA_1866
333S0793	4	IC, SDRAM, 25nm 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	4G_ELPIDA_1600
333S0794	4	IC, SDRAM, 25nm 8Gb, LPDDR3-1866, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	4G_ELPIDA_1866
333S00003	4	IC, SDRAM, 23nm 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	8G_SAMSUNG_1600
333S00004	4	IC, SDRAM, 23nm 16Gb, LPDDR3-1866, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	8G_SAMSUNG_1866
333S00001	4	IC, SDRAM, 23nm 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	4G_SAMSUNG_1600
333S00002	4	IC, SDRAM, 23nm 8Gb, LPDDR3-1866, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	4G_SAMSUNG_1866


S2 DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0700	1	IC, SDRAM, 4GBIT. DDR3L - 1600, HUMA, 96B BGA	U4000		


SYNC MASTER=SHART 344		SYNC DATE=11/27/2015	
PAGE TITLE			
BOM Configuration			
	Apple Inc.		DRAWING NUMBER 051-1573
			SIZE D
			REVISION 8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		dvt1	
PAGE		2 OF 120	
SHEET		2 OF 82	




Shield Cans




Mounting Holes & Slots




Memory Shield CAN (806-00037)




Rubber Mount Standoffs (860-1448)




THERMAL MODULE STANDOFF (860-00165)



SSD STANDOFF (860-00164)




FAN STANDOFF (860-00183)




POGO PINS (870-00607)
SH0435 & SH0436 removed.




RIO FLEX BRACKET BOSSES (860-00166)



IPD FLEX BRACKET BOSSES (860-00166)





SYNC MASTER=L DUNN J44		SYNC DATE=01/13/2013	
PAGE TITLE		PD Parts	
 Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	4 OF 120
		SHEET	4 OF 82








BDW-ULT current estimates from Broadwell Mobile ULT Processor EDS vol.1 Doc# 514405, Rev.: 0.9v1
Wildcat Point-LP current estimates from Wildcat Point-LP PCH EDS, Doc# 515621, Rev. 0.9
Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.




SYNC MASTER-J41		SYNC DATE=10/23/2012	
PAGE TITLE			
CPU & PCH Power			
	Apple Inc.		DRAWING NUMBER 051-1573
			SIZE D
		REVISION 8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		dvt1 PAGE 8 OF 120 SHEET 8 OF 82	



SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE		CPU & PCH Grounds	
DRAWING NUMBER		051-1573	SIZE D
REVISION		8.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:		dvt1	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	9 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	9 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=CPU



CPU VCC Decoupling

SYNC MASTER=141

SYNC DATE=10/23/2012

CPU Decoupling

Apple Inc.

DRAWING NUMBER

051-1573

REVISION

8.0.0

BRANCH

dvt1

PAGE

10 OF 120

SHEET

10 OF 82

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	1	CAP, CER, 10UF, 20%, 6.3V, HRZTL, 0402	C1262	CRITICAL	

Wildcat Point-LP current estimates from Wildcat Point-LP PCH EDS, Doc# 515621, Rev. 0.9 as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.

SYNC MASTER=J41

SYNC DATE=10/23/2012

PAGE TITLE

PCH Decoupling



Apple Inc.

DRAWING NUMBER

051-1573

REVISION

8.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH

dvt1


PAGE


12 OF 120

SHEET


11 OF 82


BOM_COST_GROUP=CPU







SYNC_MASTER=J41		SYNC_DATE=02/21/2013	
PAGE TITLE		PCH PM/PCI/GFX	
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	14 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	13 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			









System RTC Power Source & 32kHz / 25MHz Clock Generator

Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal

This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)

GreenCLK 25MHz Power Must be powered if any VDDIO is powered.

CAM XTAL Power
TBT XTAL Power

PCH Reset Button

Memory VTT Enable Level-Shifter

CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).


PCH ME Disable Strap

VCCST (1.05V S0) PWRGD

PCH PWR0K Generation

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
197S0480	1	XTAL, 25MHZ, 20PPM, 12PF, 3.2X2.5X.6MM, 85C	Y1905		

PAGE TITLE		SYNC MASTER=J41		SYNC DATE=01/30/2013	
Chipset Support		DRAWING NUMBER		SIZE	
Apple Inc.		051-1573		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		8.0.0		dvt1	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		19 OF 120	
II NOT TO REPRODUCE OR COPY IT		SHEET		17 OF 82	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		BOM_COST_GROUP=CPU SUPPORT			
IV ALL RIGHTS RESERVED					



D

C

B

A

D

C

B

A

SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
Project Chipset Support		DRAWING NUMBER	051-1573
Apple Inc.		SIZE	D
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		dvt1	
PAGE		20 OF 120	
SHEET		18 OF 82	

D

C

B

A

D


C

B

A

CPU-Based Margining

NOTE: CPU DAC output step sizes:
DDR3 (1.5V) 7.70mV per step
DDR3L (1.35V) 6.99mV per step
LPDDR3 (1.2V) ??mV per step




	MEM A VREF DQ		MEM B VREF DQ		MEM A VREF CA	MEM B VREF CA	MEM VREG	
DAC Channel:	A		B		C	C	D	
PCA9557D Pin:	1		2		3	4	5	
	LPDDR3 (1.2V)		DDR3L (1.35V)		LPDDR3 (1.2V)	DDR3L (1.35V)		
Nominal value	0.600V (DAC: 0x2E.5)		0.675V (DAC: 0x34)		1.200V (DAC: 0x5D)	1.343V (DAC: 0x68)		
Margined target:	0.300V - 0.900V (+/- 300mV)		0.337V - 1.013V (+/- 337.5mV)		0.800V - 1.600V (+/- 400mV)	0.972V - 1.714V (+/- 371mV)		
DAC range:	0.000V - 1.199V (0x00 - 0x5D)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 2.397V (0x00 - 0xBA)	0.000V - 2.694V (0x00 - 0xD1)		
VRef current:	+73uA - -73uA (- = sourced)		+82uA - -82uA (- = sourced)		+21uA - -21uA (- = sourced)	+25uA - -25uA (- = sourced)		
DAC step size:	6.36mV / step @ output		6.36mV / step @ output		4.28mV / step @ output	3.53mV / step @ output		

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

SYNC MASTER=YHARTANTO_344		SYNC DATE=01/02/2013	
PAGE TITLE		LPDDR3 VREF Margining	
DRAWING NUMBER		051-1573	SIZE D
REVISION		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	22 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	19 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=CPU_SUPPORT


LPDDR3 CHANNEL A (0-31)



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel A (00-31)			
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
	BRANCH	dvt1	
	PAGE	23 OF 120	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		SHEET	20 OF 82

BOM_COST_GROUP=DRAM


LPDDR3 CHANNEL A (32-63)



SYNC_MASTER=J41 MLB		SYNC_DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel A		(32-63)	
	DRAWING NUMBER		SIZE
	051-1573		D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		8.0.0	
		BRANCH	
		dvt1	
		PAGE	24 OF 120
		SHEET	21 OF 82

BOM_COST_GROUP=DRAM


LPDDR3 CHANNEL B (0-31)



SYNC_MASTER=J41 MLB		SYNC_DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel B (00-31)			
	DRAWING NUMBER		SIZE
	051-1573		D
	REVISION		
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		dvt1	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		25 OF 120	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		22 OF 82	


BOM_COST_GROUP=DRAM


LPDDR3 CHANNEL B (32-63)



SYNC_MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel B (32-63)			
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
	BRANCH	dvt1	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	26 OF 120
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	23 OF 82
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=DRAM





D

C

B

A

D

C

B

A

SYNC MASTER=T29 RR		SYNC DATE=01/19/2013	
PAGE TITLE			
Thunderbolt Host		(1 of 2)	
	Apple Inc.	DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	28 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	25 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.


BOM_COST_GROUP=TBT

Page Notes


Power aliases required by this page:
- =PPVIN_SW_TBTBST (8-13V Boost Input)
- =PP15V_TBT_REG (15V Boost Output)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



BATLOW# Isolation





SYNC MASTER=T29_RR		SYNC DATE=11/19/2012	
PAGE TITLE		Thunderbolt Mobile Support	
Apple Inc.		DRAWING NUMBER	051-1573
NOTICE OF PROPRIETARY PROPERTY:		REVISION	8.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	dvt1
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	30 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	27 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	

BOM_COST_GROUP=TBT











SYNC MASTER=YHARTANTO J44		SYNC DATE=12/18/2012	
PAGE TITLE		PAGE TITLE	
SSD Connector		DRAWING NUMBER	
Apple Inc.		051-1573	
REVISION		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		dvt1	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		37 OF 120	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		32 OF 82	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	2	CAP, CER, 10UF, 20%, 6.3V, HRZTL, 0402	C3931, C3933	CRITICAL	






PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	2	CAP, CER, 10UF, 20%, 6.3V, HRZTL, 0402	C4002, C4003	CRITICAL	


PAGE TITLE		SYNC DATE=12/21/2012	
Camera (2 of 2)			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	40 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	34 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=CAMERA



SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
External A USB3 Connector			
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE
	REVISION	8.0.0	
	BRANCH	dvt1	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		46 OF 120	
SHEET		35 OF 82	

BOM_COST_GROUP=IO PORTS



SYNC_MASTER=JACK_352

SYNC_DATE=01/28/2014

Keyboard & Trackpad (1 of 2)

Apple Inc.

051-1573

8.0.0

dvt1

48 OF 120

36 OF 82

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


F-SI-SM
1



C

A






SMC12 ADC Assignments


SMC ADC0	SMC CPU HI ISENSE	
SMC ADC1	SMC PBUS VSENSE	
SMC ADC2	SMC BMON ISENSE	
SMC ADC3	SMC DCIN ISENSE	
SMC ADC4	SMC DCIN VSENSE	
SMC ADC5	SMC BMON DISCRETE ISENSE	
SMC ADC6	SMC CPU ISENSE	
SMC ADC7	SMC OTHERSV HI ISENSE	
SMC ADC8	SMC OTHER3V3 HI ISENSE	
SMC ADC9	SMC DDR ISENSE	
SMC ADC10	SMC LCDBKLT ISENSE	
SMC ADC11	SMC TPAD ISENSE	
SMC ADC12	SMC DDR1V8 ISENSE	
SMC ADC13	SMC SSD ISENSE	
SMC ADC14	SMC PP3V3S0 ISENSE	
SMC ADC15	SMC CAMERA ISENSE	
SMC ADC16	SMC TPAD VSENSE	
SMC ADC17	SMC PP5VS0 ISENSE	
SMC ADC18	SMC CPUDDR ISENSE	
SMC ADC19	SMC PCH ISENSE	
SMC ADC20	SMC CPU VSENSE	
SMC ADC21	SMC LCDPANEL ISENSE	
SMC ADC22	SMC CPU IMON ISENSE	
SMC ADC23	SMC TBT ISENSE	

SMC12 Pin Assignments



SMBUS SMC 4 ASF SCL	NC SMBUS SMC 4 ASF SCL	
SMBUS SMC 4 ASF SDA	NC SMBUS SMC 4 ASF SDA	
BDV BKL PWM	NC SMC TPAD BOOST DISABLE L	
SMC SYS LED	NC SMC SYS LED	
SMC GFX THROTTLE L	NC SMC GFX THROTTLE L	
SMC GFX OVERTEMP	NC SMC GFX OVERTEMP	
SMC FAN 1 CTL	NC SMC FAN 1 CTL	
SMC FAN 1 TACH	NC SMC FAN 1 TACH	
SMC 5VSW PWR EN	NC SMC 5VSW PWR EN	
SMC FAN 5 CTL	NC SMC FAN 5 CTL	
SMC BIL BUTTON L	NC SMC BIL BUTTON L	
MEM EVENT L	NC MEM EVENT L	
SMC PWRFAIL WARN L	NC SMC PWRFAIL WARN L	





Top Block Swap




Thermal Alerts



S4 SMC Wake Sources



Hall Effect Pads



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
677-01216	1	SUBASSY,PCBA,HALL EFFECT,X304	J5250	CRITICAL	

639-00525 (PCBA,HALL EFFECT,X304) REPORTS TO 677-01216



Specify one of these BOM GROUPS.

BOM GROUP	BOM OPTIONS
CPUTHRM:BOTH	CPUTHRM_THRM:SMC,CPUTHRM_ALRT:SMC
CPUTHRM:THRM	CPUTHRM_THRM:SMC,CPUTHRM_ALRT:PU
CPUTHRM:ALRT	CPUTHRM_THRM:PU,CPUTHRM_ALRT:SMC
CPUTHRM:NONE	CPUTHRM_THRM:PU,CPUTHRM_ALRT:PU

Specify one of these BOM GROUPS.

BOM GROUP	BOM OPTIONS
TBTTHRM:BOTH	TBTTHRM_THRM:SMC,TBTTHRM_ALRT:SMC
TBTTHRM:THRM	TBTTHRM_THRM:SMC,TBTTHRM_ALRT:PU
TBTTHRM:ALRT	TBTTHRM_THRM:PU,TBTTHRM_ALRT:SMC
TBTTHRM:NONE	TBTTHRM_THRM:PU,TBTTHRM_ALRT:PU

Requires EMC1412-1 or EMC1412-2 instead of EMC1412-A, new APN needs to be created.



SMC Project Support

Apple Inc.

051-1573

8.0.0

dvt1

52 OF 120

40 OF 82

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

D

C

B


A

D

C

B

A




SYNC_MASTER=GK00 J52		SYNC_DATE=12/06/2013	
PAGE TITLE			
SMBus Connections			
 Apple Inc.		DRAWING NUMBER	051-1573
		SIZE	D
		REVISION	8.0.0
		BRANCH	dvt1
NOTICE OF PROPRIETARY PROPERTY:		PAGE	53 OF 120
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		SHEET	41 OF 82
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=SMC


CPU High Side Current Sense (IC0R)

Gain: 100x, EDP: 10.5 A
Rsense: 0.003 (R5400)
Vsense: 31.5 mV, Range: 11 A
SMC ADC: 00




OTHER 5V High Side Current Sense (IO5R)

Gain: 100x, EDP: 6 A
Rsense: 0.005 (R5410) or Rsense SHORT
Vsense: 30 mV, Range: 6.6 A
SMC ADC: 07




OTHER 3.3V High Side Current Sense (IO3R)

Gain: 200x, EDP: 5 A
Rsense: 0.003 (R5440) or Rsense SHORT
Vsense: 15 mV, Range: 5.5 A
SMC ADC: 08




LCD Backlight Current Sense (IBLC)

Gain: 100x, EDP: 0.9 A
Rsense: 0.025 (R7700)
Vsense: 22.5 mV, Range: 1.32 A
SMC AD: 10




Trackpad Actuator X239 Current Sense (ITPC)

Gain: 4.99x, EDP: 2.61 A (Transient)
Rsense: 0.02 (R5460)
Vsense: 261 mV, Range: 5 A
SMC ADC: 11




PBUS Voltage Sense & Enable (VP0R)

Gain: 0.167x
Vnominal: 12.6 V, Range: 19.7 V
SMC ADC: 01




DC In Voltage Sense & Enable (VD0R)

Gain: 0.148x
Vnominal: 16.5 V, Range: 22.29 V
SMC ADC: 04




Charger (BMON) Current Sense (IPBR)

Charger Gain: 36x, EDP: 8 A
Rsense: 0.005 (R7150) or Rsense SHORT
SMC ADC: 02




DC-IN (AMON) Current Sense (ID0R)

Charger Gain: 20x, EDP: 4.6 A
Rsense: 0.020 (R7120) or Rsense SHORT
SMC ADC: 03




Trackpad Actuator X239 Voltage Sense (VTPC)

Gain: 0.10771
Vnominal: 28 V, Range: 30.64 V
SMC ADC: 16




Final Filter RC TBD




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES, MTL FLIM, 100K, 1/16W, 0201, SMD, LF	C5419, C5449		OTHERRC:NO
117S0008	1	RES, MTL FLIM, 100K, 1/16W, 0201, SMD, LF	C5459		LOADRC:NO
117S0008	1	RES, MTL FLIM, 100K, 1/16W, 0201, SMD, LF	C5469		TPADRC:NO

SYNC MASTER=JACK J52		SYNC DATE=12/15/2013	
PAGE TITLE			
Power Sensors: High Side			
 Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	54 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PCH 1.05V Current Sense (IC1C)

Gain: 200x, EDP: 5.2 A
Rsense: 0.003 (R7640) or Rsense SHORT
Vsense: 15.6 mV, Range: 5.5 A
SMC ADC: 19




DDR 1.2V S3 (CPU & Memory) Current Sense (IM0C)

Gain: 200x, EDP: 9.5 A
Rsense: 0.002 (R7450) or XW7450
Vsense: 19 mV, Range: 8.25 A
SMC ADC: 09




CPU DDR 1.2V S3 (CPU Only) Current Sense (IM1C)

Gain: 500x, EDP: 1.1 A
Rsense: 0.005 (R5510) or Rsense SHORT
Vsense: 5.5 mV, Range: 1.32 A
SMC ADC: 18




3.3V S0 Rail Current Sense (IR3C)

Gain: 500x, EDP: 1.1 A
Rsense: 0.005 (R5520) or Rsense SHORT
Vsense: 5.5 mV, Range: 1.32 A
SMC ADC: 14




5V S0 Rail Current Sense (IR5C)

Gain: 500x, EDP: 1.0 A
Rsense: 0.005 (R5530) or Rsense SHORT
Vsense: 5 mV, Range: 1.32 A
SMC ADC: 17




CPU Fixed Current Sense (IC0C)

Gain: 219.33x, EDP: 40 A
Rsense: 2x of 0.00075 (R7310, R7320), Rsum: 0.000375
Vsense: 15 mV, Range: 40.12 A
SMC ADC: 06




SSD Current Sense (ISDC)

Gain: 200x, EDP: 2.5 A (8.2 W)
Rsense: 0.005 (R5580)
Vsense: 12.5 mV, Range: 3.3 A
SMC ADC: 13




CPU High Side Current (IC0R) Threshold Alert

Gain: 100x
Rsense: 0.003 (R5400)



DDR 1.8V Current Sense (IM2C)

Gain: 500x, EDP: 0.45 A
Rsense: 0.005 (R7829) or Rsense SHORT
Vsense: 2.25 mV, Range: 1.32 A
SMC ADC: 12



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES, MTL FLIM, 100K, 1/16W, 0201, SMD, LF	C5569, C5519, C5599		LOADRC: NO
117S0008	3	RES, MTL FLIM, 100K, 1/16W, 0201, SMD, LF	C5529, C5539, C5549		LOADRC: NO
117S0008	1	RES, MTL FLIM, 100K, 1/16W, 0201, SMD, LF	C5579		DDRRC: NO

SYNC MASTER=JACK J52

SYNC DATE=12/06/2013

Power Sensors: Load Side

Apple Inc.

051-1573

8.0.0

dvt1

55 OF 120

43 OF 82

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BOM_COST_GROUP=SENSORS



Thunderbolt TBT Current/Voltage Sense (IHSC/VHSC)

Gain: 200x. EDP: 2.8 A
Rsense: 0.005 (R5640) or Rsense SHORT
Vsense: 14 mV, Range: 3.3
SMC AD: 23

LCD Panel Current Sense (ILDC)

Gain: 500x. EDP: 1 A
RSENSE: 0.005 (R8320) or Rsense SHORT
Vsense: 5 mV, Range: 1.32 A
SMC AD: 21

Camera (S2 Controller) Current Sense (ICMC)

Gain: 500x. EDP: 0.82 A
Rsense: 0.005 (R5610) or XW5610
Vsense: 4.1 mV, Range: 1.32 A
SMC AD: 15

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES, MTL FILM, 100K, 1/16W, 0201, SMD, LF	C5619, C5629		LOADRC:NO
117S0008	1	RES, MTL FILM, 100K, 1/16W, 0201, SMD, LF	C5679		BMONRC:NO
117S0008	1	RES, MTL FILM, 100K, 1/16W, 0201, SMD, LF	C5649		TBTRC:NO

CPU High Side (IC0R) Peak Detection Support

Battery BMON Discrete Current Sense (IP0R) & Threshold Alert

Gain: 50x. EDP: 8 A
Rsense: 0.005 (R7150)
Vsense: 50 mV, Range: 13.2 A
SMC AD: 05

CHGR_CS0_R/P/N are swapped on purpose to measure Battery discharge power into system.

Trip Target on Battery current: 3.5 A
Hysteresis Circuit:
Vref = 0.854 V
Vth = 0.758 V -> 3.031 A on Battery current
Vtl = 0.887 V -> 3.549 A on Battery current
Hysteresis Margin = 0.518 A

CPU Core Voltage Sense (VC0C)

SMC ADC: 20

CPU Core IMON Current Sense (IC2C)

Gain: 1 A / 28.273 mV, Range: 40 A.

SMC ADC: 22

With R7210 (Ri) set to 316 Ohm,
R7310 (Rsen) set to 0.75 mOhm,
R7230 set to 95.3 kOhm,
Num Phases (N) is 2, and Io (ICmax) is 40A,
then 1A of Io gives 28.273mV at the Vimon.

In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.


SENSE+ pins of EMC1704 sink 10-20uA current. This deviation has been designed in our Peak Detection circuit. With 10uA sink: 0.125A - 2.1A -> 13mV - 83 mV With 20uA sink: 0.125A - 2.1A -> 23mV - 92 mV

SYNC MASTER=JACK_352		SYNC DATE=10/26/2013	
PAGE TITLE		Power Sensors: Extended	
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	56 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	44 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Thermal Sensor A:
Thunderbolt Die, MLB Proximity

I2C Write: 0xD8, I2C Read: 0xD9

Thermal Diode: TBT Die (THSP)
Placement Note:
The P leg connects to THERMDA pin of the TBT chip, the N leg connect to pin AA8.



U5850 I2C Address:
By setting R5851 to 15k, I2C address for U5850 is 0xD8/0xD9.

Thermal Sensor B & CPU High Peak Detection:
CPU Proximity, Memory Proximity, Airflow, Fin Stack Proximity


I2C Write: 0x98, I2C Read: 0x99

Thermal Diode: Airflow (TA0P)
Placement Note:
Place Q5871, Airflow thermal indicator, above the SSD, on the BOTTOM side.


Thermal Diode: Memory Proximity (TM0P)
Placement Note:
Place Q5872 between two rows of Memory devices, between channel A and B, on the BOTTOM side.

Thermal Diode: CPU Proximity (TC0P)
Placement Note:
Place Q5873 under the CPU, on the BOTTOM side.

Thermal Sensor: Fin Stack Proximity (Th1H)
Placement Note:
Place U5870 at corner near Fan, on the TOP side.



Placement Note: Place C5800 and C5801 near Q5871.




SYNC MASTER=YHARTANTO J44		SYNC DATE=01/07/2013	
PAGE TITLE		Thermal Sensors	
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	58 OF 120
		SHEET	45 OF 82
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=SENSORS

FAN CONNECTOR

KEEP THE 5 PIN CONNECTOR FROM D1





Placement Note: Place C6002 and C6003 near Q6060



SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE		Fan	
DRAWING NUMBER		051-1573	SIZE D
REVISION		8.0.0	
BRANCH		dvt1	
PAGE		60 OF 120	
SHEET		46 OF 82	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=FAN





8

7

6

5

4





3

2

1

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)

APN: 353S2888 & 353S2958
GAIN = +3 DB
1ST ORDER FC (L&R) = NOM 569 HZ
1ST ORDER FC (SUB) = NOM 9 HZ





Placement Note: Place C6447 and C6452 near U6420

Placement Note: Place C6448 and C6449 near U6430


Placement Note: Place C6450 near U6410

Placement Note: Place C6451 near U6440



BOM_COST_GROUP=AUDIO

SYNC MASTER=DIRK 344		SYNC DATE=01/09/2013	
PAGE TITLE			
Audio: Speaker Amps			
 Apple Inc.		DRAWING NUMBER	051-1573
		SIZE	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		8.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		dvt1	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		64 OF 120	
IV ALL RIGHTS RESERVED		SHEET	
		50 OF 82	



R/C6550 FILTER TO ADDRESS OUT-OF-BAND
NOISE ISSUE SEEN ON EARLY HEADSETS
(SEE RADAR # 6210118)

SYNC MASTER=ICURC10_344

SYNC DATE=07/25/2013

Audio: Jack Support

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1573

REVISION

8.0.0

BRANCH

dvt1


PAGE

65 OF 120

SHEET

51 OF 82

BOM_COST_GROUP=AUDIO



CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL
HP/HS OUT	0X02 (2)	0X02 (2)	0X10 (16)	N/A
TWEETERS	0X03 (3)	0X03 (3)	0X12 (18)	CODEC GPIO0
SUB	0X04 (4)	0X04 (4)	0X13 (19)	CODEC GPIO0
SPDIF OUT	N/A	0X0E (14)	0X21 (33)	N/A

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF
DMIC 1	0X09 (9)	0X1C (28)	3.3V
DMIC 2	0X09 (9)	0X1C (28)	3.3V
HEADSET MIC	0X07 (7)	0X18 (24)	2.7V

OTHER CODEC GPIO LINES

LEFT SPEAKER ID	GPIO2 INPUT	HIGH = FG, LOW = MERRY
RIGHT SPEAKER ID	GPIO3 INPUT	HIGH = FG, LOW = MERRY
DFET CONTROL	GPIO4 OUTPUT	HIGH = DFETS OPEN

2-MIC CONNECTOR

APN: 518S0818

SPEAKER CONNECTOR

HP=80HZ
APN: 518S0672

CRITICAL
J6602
78171-6006
M-RT-SM

CRITICAL
J6603
78171-6006
M-RT-SM

APN: 514-0875

J6600

AUDIO-SPDIF-J44

F-RT-TH

5 MIC

6 AUDIO GND

2 2RTN

1 DET2

8 DET1

7 1RTN

3 R.AUDIO

4 AUDIO GND

AUDIO

9 VIN

10 VDD

11 GND

OPERATING VOLTAGE 3.3

POF

12 SHELL

13 PINS

14

15

SYNC MASTER=ICURC10 J44

SYNC DATE=05/13/2013

PAGE TITLE

Audio: Jack Translators



Apple Inc.

DRAWING NUMBER

051-1573

SIZE

D

REVISION

8.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE

PROPRIETARY PROPERTY OF APPLE INC.

THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BRANCH

dvt1


PAGE

66 OF 120

SHEET

52 OF 82

BOM_COST_GROUP=AUDIO



SYNC_MASTER=VHARTAMTO_344

SYNC_DATE=01/09/2013

PAGE_TITLE

DC-In & Battery Connectors



Apple Inc.

DRAWING NUMBER

051-1573

SIZE

D

REVISION

8.0.0

BRANCH

dvt1

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.

THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

PAGE

70 OF 120

SHEET

53 OF 82



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0387	1	RES, MTL FILM, 1W, 200MHM, 0.5%, 0612, LF, BLK	R7120	CRITICAL	

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE TITLE

PBus Supply & Battery Charger

DRAWING NUMBER

051-1573

REVISION

8.0.0

BRANCH

dvt1

PAGE

71 OF 120

SHEET


54 OF 82

SYNC MASTER=AHARTMAN_352

SYNC DATE=11/06/2013

BOM_COST_GROUP=POWER

WWW.MANUALS.CLAN.SU 7




SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
CPU VR12.6 VCC Power Stage			
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE
	REVISION	8.0.0	D
	BRANCH	dvt1	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	73 OF 120
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	56 OF 82
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D


D




[illegible][illegible]

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, MTL FILM, 0 OHM, 1A MAX, 0402, SMD	R7720, R7721	CRITICAL	BKLT:PROD

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, MTL FILM, 0 OHM, 1A MAX, 0402, SMD	R7720, R7721	CRITICAL	BKLT:PROD



KBD BKLT LINE WIDTHS




SYNC MASTER=SMART J44		SYNC DATE=11/20/2012	
PAGE TITLE		PAGE 1	
LCD & KBD Backlight Driver			
 Apple Inc.		DRAWING NUMBER 051-1573	
		SIZE D	
		REVISION 8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		dvt1	
		PAGE	
		77 OF 120	
		SHEET	
		60 OF 82	


1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.


1.8V S3 REGULATOR



1.5V S0 Switcher




SYMC MASTER-AHARTMAN J52		SYMC DATE=11/06/2013	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-1573	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION	
			8.0.0
ER		BRANCH	dvt1
		PAGE	78 OF 120
		SHEET	61 OF 82



SYNC MASTER=AHARTMAN J52		SYNC DATE=11/06/2013	
PAGE TITLE			
X239 Power Supply			
 Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	79 OF 120
		SHEET	62 OF 82

BOM_COST_GROUP=TRACKPAD



1.5V S0 Audio Switch (BYPASSED)

Loading specs per J41/43_PowerBudget_Riviera_rev0.99e

3.3V SUS Switch

1.05V PCH HSI0 Switch

3.3V S4 Switch

3.3V SSD Switch

3.3V S3 Switch

5V S4 Switch

REMOVED THE ANALOG POWER GATE AS SLG5AP1471 SHOULD BE AVAILABLE BY THEN

3.3V S0 Switch

CAPACITORS ADDED FOR NOISE FLOOR REASONS:

Placement Note: Place C8090, C8091 and C8092 near U8000

3.3V Sensor Switch

5V S0 Switch

Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPERTY OF APPLE INC. THE
POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1573

REVISION

8.0.0

BRANCH

dvt1

PAGE

80 OF 120


SHEET

63 OF 82

SYNC MASTER=J41

PAGE TITLE

SYNC DATE=10/23/2012



Mobile System Power State Table							
State	SMC_ADAPTER_EN	SMC_PM_S0_ENABLE	SMC_SH_WAKE_SRC_EN	PM_SLP_S0	PM_SLP_S0_L	PM_SLP_S0_L1	PM_SLP_S0_L11
Run (S0)	1	1	1	1	1	1	1
Standby (S3)	1	1	1	1	1	1	0
Deep Sleep (S4)	0	1	1	1	1	1	0
Deep Sleep (S4K)	1	1	1	0	0	0	0
Deep Sleep (S4L)	0	1	1	0	0	0	0
Deep Sleep (S4K)	1	0	0	0	0	0	0
Deep Sleep (S0)	0	1	0	0	0	0	0
Battery Off (S0BAT)	toggle SHZ	0	0	0	0	0	0
Battery Off (S0BAT)	1	0	0	0	0	0	0

Power Control

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1573

REVISION

8.0.0

BRANCH

dvt1

PAGE

81 OF 120

SHEET

64 OF 82


SYNC MASTER=AHARTMAN_152

SYNC DATE=11/06/2013

PAGE TITLE

Power Control

BOM_COST_GROUP=CPU_SUPPORT



3.3V TCON Switch

Part	TPS22904
Type	Load Switch
R(on) @ 2.5V	75 mOhm Typ 95 mOhm Max
Current	0.5A Max

Part	SLG5AP1443V
Type	Load Switch
R(on)	17 mOhm Typ 19 mOhm Max
Current	2.5A

LCD Panel AUX strapping
S0 Enables

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0007	1	RES,MF,1/20W,10K OHM,5,0201,SMD	R8342	CRITICAL	PANEL:OLD
117S0201	1	RES,MF,1A MAX,0.0 OHM,5%,0201,BLACK	R8342	CRITICAL	PANEL:NEW

SYNC MASTER=GK00 J52

SYNC DATE=05/04/2014

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
051-1573

REVISION
8.0.0

BRANCH
dvt1

PAGE
83 OF 120


SHEET
65 OF 82



NOTE: This connector is shielded 70P Hirose Plug APN 516S1059, mates with APN 516S1058.

SYNC MASTER=GK00 J52		SYNC DATE=05/01/2014	
PAGE TITLE			
RIO Connector			
 Apple Inc.		DRAWING NUMBER	051-1573
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	95 OF 120
		SHEET	66 OF 82

BOM_COST_GROUP=IO PORTS



HDMI VS TBT

		MAKE_BASE			
5	=DP TBTSNK1 ML C P<0>	==	TRUE	DP HDMI TBT ML P<0>	67 77
5	=DP TBTSNK1 ML C N<0>	==	TRUE	DP HDMI TBT ML N<0>	67 77
5	=DP TBTSNK1 ML C P<1>	==	TRUE	DP HDMI TBT ML P<1>	67 77
5	=DP TBTSNK1 ML C N<1>	==	TRUE	DP HDMI TBT ML N<1>	67 77
5	=DP TBTSNK1 ML C P<2>	==	TRUE	DP HDMI TBT ML P<2>	67 77
5	=DP TBTSNK1 ML C N<2>	==	TRUE	DP HDMI TBT ML N<2>	67 77
5	=DP TBTSNK1 ML C P<3>	==	TRUE	DP HDMI TBT ML P<3>	67 77
5	=DP TBTSNK1 ML C N<3>	==	TRUE	DP HDMI TBT ML N<3>	67 77
13	=DP TBTSNK1 AUXCH C P	==	TRUE	DP HDMI TBT AUX P	67 77
13	=DP TBTSNK1 AUXCH C N	==	TRUE	DP HDMI TBT AUX N	67 77
13	=DP TBTSNK1 DDC CLK	==	TRUE	DP HDMI TBT DDC CLK	67 77
13	=DP TBTSNK1 DDC DATA	==	TRUE	DP HDMI TBT DDC DATA	67 77
13	=DP TBTSNK1 HPD	==	TRUE	DPMUX HPD OUT	67

Timing diagram for HDMITBTMUX_SEL_TBT signal. The signal is high for a duration of 15 units, then transitions to low for 67 units. The signal is labeled HDMITBTMUX_SEL_TBT and has a note MAKE_BASE=TRUE. The signal is connected to TBT G02SX BIDIR and DISP_MUX_SEL. The signal is also connected to DP_AUXCH_ISOL_L and HDMITBTMUX_LATCH, with a note MAKE_BASE=TRUE.

EPD PANEL

		MAKE_BASE		
60	=I2C BKLT SCL	= TRUE	I2C BKLT SCL	65 71
60	=I2C BKLT SDA	= TRUE	I2C BKLT SDA	65 71

UNUSED SIGNALS

MAKE_BASE			
12	TP_PCIE_CLK100M_FWP	TRUE	NO_TEST=TRUE NC_PCIE_CLK100M_FWP
12	TP_PCIE_CLK100M_FWN	TRUE	NO_TEST=TRUE NC_PCIE_CLK100M_FWN
14	TP_PCIE_FW_D2RP	TRUE	NO_TEST=TRUE NC_PCIE_FW_D2RP
14	TP_PCIE_FW_D2RN	TRUE	NO_TEST=TRUE NC_PCIE_FW_D2RN
14	TP_PCIE_FW_R2D_CP	TRUE	NO_TEST=TRUE NC_PCIE_FW_R2D_CP
14	TP_PCIE_FW_R2D_CN	TRUE	NO_TEST=TRUE NC_PCIE_FW_R2D_CN
12	TP_PCIE_CLK100M_ENETSDP	TRUE	NO_TEST=TRUE NC_PCIE_CLK100M_ENETSDP
12	TP_PCIE_CLK100M_ENETSDN	TRUE	NO_TEST=TRUE NC_PCIE_CLK100M_ENETSDN
14	USB_IR_P	TRUE	NO_TEST=TRUE NC_USB_IRP 74
14	USB_IR_N	TRUE	NO_TEST=TRUE NC_USB_IRN 74
14	TP_USB_CAMERAP	TRUE	NO_TEST=TRUE NC_USB_CAMERAP 74
14	TP_USB_CAMERAN	TRUE	NO_TEST=TRUE NC_USB_CAMERAN 74
14	TP_USB_SDP	TRUE	NO_TEST=TRUE NC_USB_SDP 74
14	TP_USB_SDN	TRUE	NO_TEST=TRUE NC_USB_SDN 74
12	TP_HDA_SDIN1	TRUE	NO_TEST=TRUE NC_HDA_SDIN1
13	TP_PCI_PME_L	TRUE	NO_TEST=TRUE NC_PCI_PME_L
13	TP_CLINK_CLK	TRUE	NO_TEST=TRUE NC_CLINK_CLK
13	TP_CLINK_DATA	TRUE	NO_TEST=TRUE NC_CLINK_DATA
14	TP_CLINK_RESET_L	TRUE	NO_TEST=TRUE NC_CLINK_RESET_L

12	TP	ITPXPDP_CLK100MN	==	TRUE	NO_TEST=TRUE	NC	ITPXPDP_CLK100MN
12	TP	ITPXPDP_CLK100MP	==	TRUE	NO_TEST=TRUE	NC	ITPXPDP_CLK100MP
12	TP	PCH_I2S1_TXD	==	TRUE	NO_TEST=TRUE	NC	PCH_I2S1_TXD
12	TP	PCH_I2S1_SFRM	==	TRUE	NO_TEST=TRUE	NC	PCH_I2S1_SFRM
12	TP	PCH_I2S1_SCLK	==	TRUE	NO_TEST=TRUE	NC	PCH_I2S1_SCLK
12	TP	PCH_SLP_WLAN_L	==	TRUE	NO_TEST=TRUE	NC	PCH_SLP_WLAN_L
13	TP	PCH_SLP_LAN_L	==	TRUE	NO_TEST=TRUE	NC	PCH_SLP_LAN_L
14	TP	SPI_CS1_L	==	TRUE	NO_TEST=TRUE	NC	SPI_CS1_L
14	TP	SPI_CS2_L	==	TRUE	NO_TEST=TRUE	NC	SPI_CS2_L
14	TP	USB_5N	==	TRUE	NO_TEST=TRUE	NC	USB_5N
14	TP	USB_5P	==	TRUE	NO_TEST=TRUE	NC	USB_5P

48	TP AUD CODEC MICBIAS1	$\pm$	TRUE	NO_TEST=TRUE	NC AUD CODEC MICBIAS1	L
48	TP AUD CODEC MICBIAS1	$\mp$	TRUE	NO_TEST=TRUE	NC AUD CODEC MICBIAS1	R
48	TP AUD CODEC MICBIAS2	$\pm$	TRUE	NO_TEST=TRUE	NC AUD CODEC MICBIAS2	L
48	TP AUD CODEC MICBIAS2	$\mp$	TRUE	NO_TEST=TRUE	NC AUD CODEC MICBIAS2	R

64	TP_SUS_PG00D_MR_L	=	TRUE	NO_TEST=TRUE	NC_SUS_PG00D_MR_L
	TP_SMC_TRST_L	=	TRUE	NO_TEST=TRUE	NC_SMC_TRST_L
	TP_SMC_MD1	=	TRUE	NO_TEST=TRUE	NC_SMC_MD1
53	TP_TDM_ONEWIRE_MPM	=	TRUE	NO_TEST=TRUE	NC_TDM_ONEWIRE_MPM

[illegible]

TBT UNUSED NETS

```

25 TP TBT MONDC0 == TRUE NC TBT MONDC0
25 TP TBT MONDC1 == MAKE BASE=TRUE NC TBT MONDC1
25 TP TBT PCIE RESET0 L == TRUE NC TBT PCIE RESET0 L
25 TP TBT PCIE RESET1 L == MAKE BASE=TRUE
25 TP TBT XTAL250UT == TRUE NC TBT XTAL250UT
25 TP TBT XTAL250V == MAKE BASE=TRUE

```

25	TP	DP	TBTSRC	ML	CP<3>	==	TRUE	NC	DP	TBTSRC	ML	CP<3>
25	TP	DP	TBTSRC	ML	CN<3>	==	MAKE BASE=TRUE	NC	DP	TBTSRC	ML	CN<3>
25	TP	DP	TBTSRC	ML	CP<2>	==	TRUE	NC	DP	TBTSRC	ML	CP<2>
25	TP	DP	TBTSRC	ML	CN<2>	==	MAKE BASE=TRUE	NC	DP	TBTSRC	ML	CN<2>
25	TP	DP	TBTSRC	ML	CP<1>	==	TRUE	NC	DP	TBTSRC	ML	CP<1>
25	TP	DP	TBTSRC	ML	CN<1>	==	MAKE BASE=TRUE	NC	DP	TBTSRC	ML	CN<1>
25	TP	DP	TBTSRC	ML	CP<0>	==	TRUE	NC	DP	TBTSRC	ML	CP<0>
25	TP	DP	TBTSRC	ML	CN<0>	==	MAKE BASE=TRUE	NC	DP	TBTSRC	ML	CN<0>
25	TP	DP	TBTSRC	AUXCH	CP	==	TRUE	NC	DP	TBTSRC	AUXCH	CP
25	TP	DP	TBTSRC	AUXCH	CN	==	MAKE BASE=TRUE	NC	DP	TBTSRC	AUXCH	CN

8		7		6		5		4		3		2		1	
LPDDR3 COMMAND/ADDRESS															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															
Memory Bit/Byte Swizzle															



8	7	6	5	4	3	2	1
X304 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS							
BOARD LAYERS				BOARD AREAS		BOARD UNITS (ALL DIM)	ALLEGRO OVERSIGHT
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, P65BGA, BGA_MEM		MM	16.5
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.190 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.146 MM	0.146 MM		0.120 MM	0.120 MM
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.155 MM	0.155 MM
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.105 MM		0.125 MM	0.125 MM
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.101 MM	0.101 MM		0.180 MM	0.180 MM
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.120 MM	0.120 MM		0.125 MM	0.125 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.120 MM	0.120 MM		0.125 MM	0.125 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.155 MM	0.155 MM		0.125 MM	0.125 MM
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
73_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.110 MM	0.110 MM		0.120 MM	0.120 MM
73_OHM_DIFF	ISL2, ISL11	Y	0.110 MM	0.110 MM		0.120 MM	0.120 MM
73_OHM_DIFF	TOP, BOTTOM	Y	0.141 MM	0.141 MM		0.120 MM	0.120 MM
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

Stackup-Defined Spacing Rules

Note: Outer dielectric is 0.058 mm nominal,
Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1X_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1X_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1X_DIELECTRIC	ISL1, ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

SYNC MASTER=YHARTANTO_344

SYNC DATE=12/14/2012

PCB Rule Definitions



Apple Inc.

DRAWING NUMBER

051-1573

SIZE

D

REVISION

8.0.0

BRANCH

dvt1

PAGE

110 OF 120

SHEET

72 OF 82

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

USB 2 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCH_USB_RBIA	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?	USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RBIA	*	=6X_DIELECTRIC	?	USB_RBIA	TOP,BOTTOM	=10X_DIELECTRIC	?

USB 3 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?	USB3_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?	USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_2OTHER	*	=4X_DIELECTRIC	?	USB3_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	*	*	USB3_2OTHER
USB3_*	=SAME	*	USB3_2SAME
USB3_TX	*_RX	*	USB3_TXRX
USB3_RX	*_TX	*	USB3_TXRX

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_25M	*	=5x_DIELECTRIC	?

SATA Interface Constraints (Not Used)

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?	SATA_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?	SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
SATA_2OTHER	*	=4X_DIELECTRIC	?	SATA_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	*	*	SATA_2OTHER
SATA_*	=SAME	*	SATA_2SAME
SATA_TX	*_RX	*	SATA_TXRX
SATA_RX	*_TX	*	SATA_TXRX

USB Constraints

ELECTRICAL_CONST_SET	NET_TYPE		
	PHYSICAL	SPACING	
USB_BT	USB_85D	USB	USB_BT_P
USB_BT	USB_85D	USB	USB_BT_N
USB_BT	USB_85D	USB	USB_BT_CONN_P
USB_BT	USB_85D	USB	USB_BT_CONN_N
USB_EXT_A	USB_85D	USB	USB_EXT_A_P
USB_EXT_A	USB_85D	USB	USB_EXT_A_N
DEFAULT	DEFAULT	DEFAULT	SMC_DEBUGPRT_RX_L
DEFAULT	DEFAULT	DEFAULT	SMC_DEBUGPRT_TX_L
USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_P
USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_N
USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_F_P
USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_F_N
USB_EXT_A	USB_85D	USB	USB_LT1_P
USB_EXT_A	USB_85D	USB	USB_LT1_N
USB_EXT_B	USB_85D	USB	USB_EXTB_P
USB_EXT_B	USB_85D	USB	USB_EXTB_N
USB_TPAD	USB_85D	USB	USB_TPAD_P
USB_TPAD	USB_85D	USB	USB_TPAD_N
USB3_EXT_A_D2R	USB_85D	USB3_RX	USB3_EXT_A_D2R_P
USB3_EXT_A_D2R	USB_85D	USB3_RX	USB3_EXT_A_D2R_N
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_P
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_N
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_C_P
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_C_N
USB3_EXT_B_D2R	USB_85D	USB3_RX	USB3_EXTB_D2R_P
USB3_EXT_B_D2R	USB_85D	USB3_RX	USB3_EXTB_D2R_N
USB3_EXT_B_R2D	USB_85D	USB3_TX	USB3_EXTB_R2D_C_P
USB3_EXT_B_R2D	USB_85D	USB3_TX	USB3_EXTB_R2D_C_N
USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE_SD_D2R_P
USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE_SD_D2R_N
USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE_SD_R2D_C_P
USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE_SD_R2D_C_N
USB_NC	USB_85D	USB	NC_USB_IRP
USB_NC	USB_85D	USB	NC_USB_IRN
USB_NC	USB_85D	USB	NC_USB_5P
USB_NC	USB_85D	USB	NC_USB_5N
USB_NC	USB_85D	USB	NC_USB_SDP
USB_NC	USB_85D	USB	NC_USB_SDN
USB_NC	USB_85D	USB	NC_USB_CAMERAP
USB_NC	USB_85D	USB	NC_USB_CAMERAN
PCH_USB_RBIA	PCH_USB_RBIA	USB_RBIA	PCH_USB_RBIA
SATA_85D	SATA_85D	SATA_RX	DUMMY_SATA_D2R_P
SATA_85D	SATA_85D	SATA_RX	DUMMY_SATA_D2R_N
SATA_85D	SATA_85D	SATA_TX	DUMMY_SATA_R2D_P
SATA_85D	SATA_85D	SATA_TX	DUMMY_SATA_R2D_N
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2_R
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R

Notes:
This is here to keep the SATA rules.

SYNC_MASTER=YHARTANTO_344

SYNC_DATE=01/07/2013

PAGE_TITLE

USB Constraints

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING_NUMBER

051-1573

REVISION

8.0.0

BRANCH

dvt1

PAGE

112 OF 120

SHEET

74 OF 82

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Single Net Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
PCH_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_12MIL	*	0.305 MM	?
PCH_15MIL	*	0.381 MM	?
PCH_18MIL	*	0.457 MM	?
PCH_20MIL	*	0.508 MM	?

PCH Net Properties

ELECTRICAL CONST SET		NET TYPE		
	PHYSICAL	SPACING		
LPC_AD	LPC_45S	LPC	LPC_AD<3..0>	14 38 73
LPC_AD	LPC_45S	LPC	LPC_FRAME_L	14 38 73
LPC_CLK24M_SMC	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC_R	12 17
LPC_CLK24M_SMC	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC	17 73
SMBUS_PCH	SMB_45S	SMB	SMBUS_PCH_CLK	14 41 73
SMBUS_PCH	SMB_45S	SMB	SMBUS_PCH_DATA	14 41 73
SML_PCH_0	SMB_45S	SMB	SML_PCH_0_CLK	14 41
SML_PCH_0	SMB_45S	SMB	SML_PCH_0_DATA	14 41
	SMB_45S	SMB	SML_PCH_1_CLK	14 41
	SMB_45S	SMB	SML_PCH_1_DATA	14 41
HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK	12 49
HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK_R	12
HDA_SYNC	HDA_45S	HDA	HDA_SYNC	12 49
HDA_SYNC	HDA_45S	HDA	HDA_SYNC_R	12
HDA_RST	HDA_45S	HDA	HDA_RST_R_L	12
HDA_RST	HDA_45S	HDA	HDA_RST_L	12 49
HDA_SDTN	HDA_45S	HDA	HDA_SDTN0	12 49 73
HDA_SDTN	HDA_45S	HDA	CS4208_HDA_SDOU0_R	49
HDA_SDOU0	HDA_45S	HDA	HDA_SDOU0	12 49
HDA_SDOU0	HDA_45S	HDA	HDA_SDOU0_R	12 17
SPT_MLB	SPT_45S	SPT	SPI_ALT_CLK	47
SPT_MLB	SPT_45S	SPT	SPI_CLK	47
SPT_MLB	SPT_45S	SPT	SPT_CLK_R	14 47
SPT_MLB	SPT_45S	SPT	SPT_MLB_CLK	47
SPT_MLB	SPT_45S	SPT	SPT_SMC_CLK	38 47
SPT_MLB	SPT_45S	SPT	SPI_ALT_CS_L	47
SPT_MLB	SPT_45S	SPT	SPI_CS0_L	47
SPT_MLB	SPT_45S	SPT	SPI_CS0_R_L	14 47
SPT_MLB	SPT_45S	SPT	SPT_MLB_CS_L	47
SPT_MLB	SPT_45S	SPT	SPT_SMC_CS_L	38 47
SPT_MLB	SPT_45S	SPT	SPI_ALT_I01_MISO	47
SPT_MLB	SPT_45S	SPT	SPI_MISO	14 47
SPT_MLB	SPT_45S	SPT	SPT_MISO_R	47
SPT_MLB	SPT_45S	SPT	SPT_MLB_I01_MISO	47
SPT_MLB	SPT_45S	SPT	SPT_SMC_MISO	38 47
SPT_MLB	SPT_45S	SPT	SPI_ALT_I00_MOSI	47
SPT_MLB	SPT_45S	SPT	SPI_MOSI	47
SPT_MLB	SPT_45S	SPT	SPT_MOSI_R	14 47
SPT_MLB	SPT_45S	SPT	SPT_MLB_I00_MOSI	47
SPT_MLB	SPT_45S	SPT	SPT_SMC_MOSI	38 47
SPT_MLB_I02	SPT_45S	SPT	SPI_I0<2>	14 47
SPT_MLB_I02	SPT_45S	SPT	SPT_I02_R	47
SPT_MLB_I02	SPT_45S	SPT	SPT_MLB_I02_WP_L	47
SPT_MLB_I02	SPT_45S	SPT	SPT_ALT_I02_WP_L	47
SPT_MLB_I03	SPT_45S	SPT	SPI_I0<3>	14 47
SPT_MLB_I03	SPT_45S	SPT	SPI_I03_R	47
SPT_MLB_I03	SPT_45S	SPT	SPT_MLB_I03_HOLD_L	47
SPT_MLB_I03	SPT_45S	SPT	SPT_ALT_I03_HOLD_L	47
SPT_TPAD	SPT_45S	SPT	TPAD_SPI_CLK	15 37
SPT_TPAD_CS	SPT_45S	SPT	TPAD_SPI_CS_L	15 37
SPT_TPAD	SPT_45S	SPT	TPAD_SPI_MISO	15 37
SPT_TPAD	SPT_45S	SPT	TPAD_SPI_MOSI	15 37
PCH_RTCX	PCH_45S	PCH_15MTI	PCH_CLK32K_RTCX1	12 17
PCH_SRTCST	PCH_45S	PCH_15MTI	PCH_SRTCST_L	12
PCH_RTCRST	PCH_45S	PCH_15MTI	PCH_RESET_L	12
PCH_THRMTRIP	PCH_45S	PCH_18MTI	PM_THRMTRIP_L	15 39
PCH_THRMTRIP	PCH_45S	PCH_18MTI	PM_THRMTRIP_R_L	39
	PCH_45S	PCH_15MTI	PCH_INTRUDER_L	12
	PCH_45S	PCH_15MTI	PCH_INTVRMEN	12
	PCH_45S	PCH_15MTI	PCH_DSWVRMEN	13
	PCH_45S	PCH_15MTI	PM_RSMRST_L	13 64
	PCH_45S	PCH_15MTI	PM_SYSRST_L	13 17 38 73
	PCH_45S	PCH_15MTI	XDP_DBRESET_L	16 17
	PCH_45S	PCH_15MTI	PM_PCH_SYS_PWROK	13 16 17 38
	PCH_45S	PCH_15MTI	XDP_SYS_PWROK	16
	PCH_45S	PCH_15MTI	SYS_PWROK_R	17
	PCH_45S	PCH_15MTI	PM_PCH_PWROK	13 17
	PCH_45S	PCH_15MTI	PM_S0_PG00D	17
	PCH_45S	PCH_15MTI	SMC_DELAYED_PWRGD	17 26 27 38
	PCH_45S	PCH_15MTI	PM_DSW_PWRGD	13 38
	PCH_45S	PCH_15MTI	PM_PWRBTN_L	13 16 38
	PCH_45S	PCH_15MTI	XDP_CPU_PWRBTN_L	16
	PCH_45S	PCH_15MTI	PCIE_WAKE_L	13 31 33
	PCH_45S	PCH_15MTI	AP_PCIE_WAKE_L	31 66
	PCH_45S	PCH_15MTI	CAM_PCIE_WAKE_L	33
	PCH_45S	PCH_15MTI	TBT_CIO_PLUG_EVENT_L	16 25
PCH_CLK24M_XTAL	PCH_45S	PCH_20MTI	PCH_CLK24M_XTALIN	12 17
PCH_CLK24M_XTAL	PCH_45S	PCH_20MTI	PCH_CLK24M_XTALOUT	12 17
PCH_CLK24M_XTAL	PCH_45S	PCH_20MTI	PCH_CLK24M_XTALOUT_R	17
PCH_RCOMP_PCIE	PCH_27P4S	PCH_12MTI	PCH_PCIE_RCOMP	14
PCH_RCOMP_OPT	PCH_27P4S	PCH_12MTI	PCH_OPI_COMP	15
PCH_RCOMP_SATA	PCH_27P4S	PCH_12MTI	PCH_SATA_RCOMP	16

SYNC MASTER=YHARTANTO J44		SYNC DATE=01/08/2013	
PAGE TITLE			
PCH Constraints			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-1573	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	7.0.0	
	BRANCH	dvt1	
	PAGE	113 OF 120	
	SHEET	75 OF 82	

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	0.066 MM	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTL	*	=3x_DIELECTRIC	?
MEM_CTL2CTL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_DATA20THERMEM	*	=8x_DIELECTRIC	?
MEM_20THERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_20THER	*	=6x_DIELECTRIC	?
MEM_CMD2CMD_BM	*	=3x_DIELECTRIC	?
MEM_CMD2CTL_BM	*	=3x_DIELECTRIC	?
MEM_CTL2CTL_BM	*	=3x_DIELECTRIC	?
MEM_12MIL	*	0.305 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_DQS2OWNDATA	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CMD	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CTL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CTL2CTL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CLK2CLK	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_20THERMEM	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_20THER	TOP,BOTTOM	=10x_DIELECTRIC	?
MEM_CMD2CMD_BM	TOP,BOTTOM	=3x_DIELECTRIC	?
MEM_CMD2CTL_BM	TOP,BOTTOM	=3x_DIELECTRIC	?
MEM_CTL2CTL_BM	TOP,BOTTOM	=3x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	*	*	MEM_20THER
MEM_*_DQS_*	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_CTL	*	*	MEM_20THER
MEM_CLK	*	*	MEM_20THER
MEM_*	MEM_*	*	MEM_20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	MEM_*	*	MEM_DATA20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTL	*	MEM_CMD2CTL
MEM_CTL	MEM_CTL	*	MEM_CTL2CTL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_CMD	MEM_CMD	BGA_MEM	MEM_CMD2CMD_BM
MEM_CMD	MEM_CTL	BGA_MEM	MEM_CMD2CTL_BM
MEM_CTL	MEM_CTL	BGA_MEM	MEM_CTL2CTL_BM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DQBYTE_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DQBYTE_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DQBYTE_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DQBYTE_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DQBYTE_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DQBYTE_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DQBYTE_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DQBYTE_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DQBYTE_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DQBYTE_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DQBYTE_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DQBYTE_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DQBYTE_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DQBYTE_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DQBYTE_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DQBYTE_7	*	MEM_DQS2OWNDATA

Broadwell ULT Memory Down LPDDR3 1x4 Length Matching

LPDDR3 Signal Group	Unit	Min Length	Max Length
CTL/CKEmax - CTL/CKEmin	mils	0	50
CTL/CKE to CLK	mils	CLK - 100	0
(CMDmax - CMDmin)	mils	0	50
CMD to CLK	mils	CLK - 250	CLK + 250
DQmax - DQmin per byte	mils	125	0
DQmax to DQS per byte	mils	DQS - 200	DQS + 50
DQS to DQS#	mils	-2.5	2.5
DQS to CLK (Rule 1)	mils	CLK - 750	CLK + 1250
CLK to CLK#	mils	-2.5	2.5

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	BGA_MEM	MEM_73D
MEM_40S	BGA_MEM	MEM_50S

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Net Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK P<0>	7 20 24
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK N<0>	7 20 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK P<1>	7 21 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK N<1>	7 21 24
MEM_A_CTL	MEM_40S	MEM_CTL	MEM A CS_L<1..0>	7 20 21 24
MEM_A_CTL	MEM_40S	MEM_CTL	MEM A ODT<0>	20 21 24 70
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM A CKE<1..0>	7 20 24
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM A CKE<3..2>	7 21 24
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM A CAA<9..0>	20 24 70
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM A CAB<9..0>	21 24 70
MEM_A_DQBYTE0	MEM_40S	MEM_A_DQBYTE_0	MEM A DQ<7..0>	7 70 71
MEM_A_DQBYTE1	MEM_40S	MEM_A_DQBYTE_1	MEM A DQ<15..8>	7 70 71
MEM_A_DQBYTE2	MEM_40S	MEM_A_DQBYTE_2	MEM A DQ<23..16>	7 70 71
MEM_A_DQBYTE3	MEM_40S	MEM_A_DQBYTE_3	MEM A DQ<31..24>	7 70 71
MEM_A_DQBYTE4	MEM_40S	MEM_A_DQBYTE_4	MEM A DQ<39..32>	7 70 71
MEM_A_DQBYTE5	MEM_40S	MEM_A_DQBYTE_5	MEM A DQ<47..40>	7 70 71
MEM_A_DQBYTE6	MEM_40S	MEM_A_DQBYTE_6	MEM A DQ<55..48>	7 70 71
MEM_A_DQBYTE7	MEM_40S	MEM_A_DQBYTE_7	MEM A DQ<63..56>	7 70 71
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS P<0>	7 70
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS N<0>	7 70
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS P<1>	7 70
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS N<1>	7 70
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS P<2>	7 70
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS N<2>	7 70
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS P<3>	7 70
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS N<3>	7 70
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS P<4>	7 70
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS N<4>	7 70
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS P<5>	7 70
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS N<5>	7 70
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS P<6>	7 70
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS N<6>	7 70
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS P<7>	7 70
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS N<7>	7 70
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK P<0>	7 22 24
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK N<0>	7 22 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK P<1>	7 23 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK N<1>	7 23 24
MEM_B_CTL	MEM_40S	MEM_CTL	MEM B CS_L<1..0>	7 22 23 24
MEM_B_CTL	MEM_40S	MEM_CTL	MEM B ODT<0>	22 23 24 70
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM B CKE<1..0>	7 22 24
MEM_B_CKE1	MEM_40S	MEM_CMD	MEM B CKE<3..2>	7 23 24
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM B CAA<9..0>	22 24 70
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM B CAB<9..0>	23 24 70
MEM_B_DQBYTE0	MEM_40S	MEM_B_DQBYTE_0	MEM B DQ<7..0>	7 70 71
MEM_B_DQBYTE1	MEM_40S	MEM_B_DQBYTE_1	MEM B DQ<15..8>	7 70 71
MEM_B_DQBYTE2	MEM_40S	MEM_B_DQBYTE_2	MEM B DQ<23..16>	7 70 71
MEM_B_DQBYTE3	MEM_40S	MEM_B_DQBYTE_3	MEM B DQ<31..24>	7 70 71
MEM_B_DQBYTE4	MEM_40S	MEM_B_DQBYTE_4	MEM B DQ<39..32>	7 70 71
MEM_B_DQBYTE5	MEM_40S	MEM_B_DQBYTE_5	MEM B DQ<47..40>	7 70 71
MEM_B_DQBYTE6	MEM_40S	MEM_B_DQBYTE_6	MEM B DQ<55..48>	7 70 71
MEM_B_DQBYTE7	MEM_40S	MEM_B_DQBYTE_7	MEM B DQ<63..56>	7 70 71
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS P<0>	7 70
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS N<0>	7 70
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS P<1>	7 70
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS N<1>	7 70
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS P<2>	7 70
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS N<2>	7 70
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS P<3>	7 70
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS N<3>	7 70
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS P<4>	7 70
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS N<4>	7 70
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS P<5>	7 70
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS N<5>	7 70
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS P<6>	7 70
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS N<6>	7 70
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS P<7>	7 70
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS N<7>	7 70
		MEM_PWR	PP1V2 S3	60
		MEM_PWR	PP1V2 S3 CPUDDR	60
		MEM_PWR	PP0V6 S0 DDRVTT	60 71
		MEM_PWR	PPVTTDDR S3	60 71
		MEM_12MIL	CPU DIMMA VREFDQ	7 10
		MEM_12MIL	CPU DIMMB VREFDQ	7 10
		MEM_12MIL	CPU DIMM VREFCA	7 10
		MEM_12MIL	PP0V6 S3 MEM VREFDQ_A	20 21 60
		MEM_12MIL	PP0V6 S3 MEM VREFDQ_B	22 23 60
		MEM_12MIL	PP0V6 S3 MEM VREFCA_A	20 21 60
		MEM_12MIL	PP0V6 S3 MEM VREFCA_B	22 23 60

A

B

C

D

A

B

C

D

SYNC MASTER=YHARTANTO_344

SYNC DATE=01/02/2013

051-1573

SIZE D

Apple Inc.

Apple Inc.

8.0.0

BRANCH dvt1

114 OF 120

SHEET

76 OF 82

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

8

7

6

5

4

3

2

1

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_20THER	*	=4X_DIELECTRIC	?	MIPI_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_20THER	*	=7X_DIELECTRIC	?	MIPICLK_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_20THER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_20THER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_DQS20WNDATA	*	=2X_DIELECTRIC	?	S2_DQS20WNDATA	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_20THERMEM	*	=4X_DIELECTRIC	?	S2_20THERMEM	TOP,BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_20THER	*	=6X_DIELECTRIC	?	S2MEM_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_20THER	S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS20WNDATA
S2_MEM_DQS*	*	*	S2MEM_20THER	S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS20WNDATA
S2_MEM_CMD	*	*	S2MEM_20THER				
S2_MEM_CTRL	*	*	S2MEM_20THER				
S2_MEM_CLK	*	*	S2MEM_20THER				
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF				
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD				
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL				
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL				
S2_MEM_*	S2_MEM_*	*	S2_20THERMEM				

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL CONST SET		NET TYPE			
		PHYSICAL	SPACING		
	S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK P	33 34
	S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK N	33 34
	S2_MEM_CKE	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CKE	33 34
	S2_MEM_CS	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CS L	33 34
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM ODT	34
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CAS L	33 34
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM RAS L	33 34
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM WE L	33 34
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<0>	33 34
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<1>	33 34
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<2>	33 34
	S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS P<0>	33 34
	S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS N<0>	33 34
	S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS P<1>	33 34
	S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS N<1>	33 34
	S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DM<0>	33 34
	S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DM<1>	33 34
	S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM CAM A<14..0>	33 34
	S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DQ<7..0>	33 34
	S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DQ<15..8>	33 34
	MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA P	33 34 71
	MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA N	33 34 71
	MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN P	34 71
	MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN N	34 71
	MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK P	33 34 71
	MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK N	33 34 71
	MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN P	34 71
	MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN N	34 71
			S2_MEM_PWR	PP1V35 CAM	33 34
			S2_MEM_PWR	PP0V675 CAM VREF	33 34
			S2_MEM_PWR	PP0V675 MEM CAM VREFCA	34
			S2_MEM_PWR	PP0V675 MEM CAM VREFDQ	34

SYNC MASTER=YHARTANTO_344		SYNC DATE=01/09/2013	
PAGE TITLE			
Camera Constraints			
 Apple Inc.		DRAWING NUMBER	051-1573
		SIZE	D
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		PAGE	116 OF 120
THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	78 OF 82
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	0.1 MM	0.1 MM
THERM_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	0.1 MM	0.1 MM
DIG_AUDIO	*	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR	0.1 MM	0.1 MM
ANL_AUDIO	*	=1T01_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
ANL_AUDIO_WIDE	*	=1T01_DIFFPAIR	0.3 MM	0.3 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2X_DIELECTRIC	?
THERM	*	=2X_DIELECTRIC	?
AUDIO	*	=2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
GND	PCIE_*	*	GND_P2MM
GND	SATA_*	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SB_POWER	SATA_*	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S OVERRIDE	*	OVERRIDE	OVERRIDE	0.070 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_40S OVERRIDE	*	OVERRIDE	OVERRIDE	0.090 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	*	OVERRIDE	OVERRIDE	0.090 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.090 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.090 MM OVERRIDE	10 MM OVERRIDE	OVERRIDE	OVERRIDE
USB_85D	TOP			0.100 MM	500 MIL		
CPU_27P4S	BOTTOM			0.230 MM	100 MIL		
USB3_85D	TOP			0.100 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM

DP, SATA, HDMI, PCIE CONSTRAINT RELAXATIONS

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DP_85D	BGA	P65_BGA
PCIE_85D	BGA	P65_BGA
CLK_PCIE_85D	BGA	P65_BGA
HDMI_85D	BGA	P65_BGA

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SENSE_45S	*	SENSE_45S
THERM_45S	*	THERM_45S
DIG_AUDIO	*	DIG_AUDIO
ANL_AUDIO	*	ANL_AUDIO

X304 Specific Net Properties

ELECTRICAL CONST SET		NET TYPE			
		PHYSICAL	SPACING		
     	THERM_DP_TBT_D1	THERM_45S	THERM	TBTTHMSNS D1 P 45	
	THERM_DP_TBT_D1	THERM_45S	THERM	TBTTHMSNS D1 N 45	
	THERM_DP_CPU_D1	THERM_45S	THERM	CPUTHMSNS D1 P 45	
	THERM_DP_CPU_D1	THERM_45S	THERM	CPUTHMSNS D1 N 45	
	THERM_DP_CPU_D2	THERM_45S	THERM	CPUTHMSNS D2 P 45	
	THERM_DP_CPU_D2	THERM_45S	THERM	CPUTHMSNS D2 N 45	
 	SENSE_DP	SENSE_45S	SENSE	ISNS CPUDDR P 43	
	SENSE_DP	SENSE_45S	SENSE	ISNS CPUDDR N 43	
       	SENSE_DP_LCDBKLT	SENSE_45S	SENSE	ISNS LCDBKLT P 42 66	
	SENSE_DP_LCDBKLT	SENSE_45S	SENSE	ISNS LCDBKLT N 42 66	
	SENSE_DP_TBT	SENSE_45S	SENSE	ISNS TBT P 44	
	SENSE_DP_TBT	SENSE_45S	SENSE	ISNS TBT N 44	
	SENSE_DP	SENSE_45S	SENSE	ISNS LCDPANEL P 44 65	
	SENSE_DP	SENSE_45S	SENSE	ISNS LCDPANEL N 44 65	
	      		SENSE_45S	SENSE	ISNS HS COMPUTING P 42 44
		SENSE_45S	SENSE	ISNS HS COMPUTING N 42 44	
SENSE_DP		SENSE_45S	SENSE	ISNS HS_OTHER5V P 42	
SENSE_DP		SENSE_45S	SENSE	ISNS HS_OTHER5V N 42	
SENSE_DP		SENSE_45S	SENSE	ISNS HS_OTHER3V3 P 42	
SENSE_DP		SENSE_45S	SENSE	ISNS HS_OTHER3V3 N 42	
    	SENSE_DP_CPUVR	SENSE_45S	SENSE	CPUVR ISNS P 43	
	SENSE_DP_CPUVR	SENSE_45S	SENSE	CPUVR ISNS N 43	
	SENSE_DP_CPUVR	SENSE_45S	SENSE	CPUVR ISNS_R P 43	
	SENSE_DP_CPUVR	SENSE_45S	SENSE	CPUVR ISNS_R N 43	
       	SENSE_DP	SENSE_45S	SENSE	ISNS_1V05_S0 P 43 56	
	SENSE_DP	SENSE_45S	SENSE	ISNS_1V05_S0 N 43 56	
	SENSE_DP	SENSE_45S	SENSE	ISNS_SSD P 43	
	SENSE_DP	SENSE_45S	SENSE	ISNS_SSD N 43	
	SENSE_DP	SENSE_45S	SENSE	ISNS_TPAD P 42	
	SENSE_DP	SENSE_45S	SENSE	ISNS_TPAD N 42	
	 	SENSE_DP	SENSE_45S	SENSE	ISNS_1V8_S3 P 43 63
SENSE_DP		SENSE_45S	SENSE	ISNS_1V8_S3 N 43 63	
    	SENSE_DP	SENSE_45S	SENSE	ISNS_PP3V3S0 P 43	
	SENSE_DP	SENSE_45S	SENSE	ISNS_PP3V3S0 N 43	
	SENSE_DP	SENSE_45S	SENSE	ISNS_PP5V50 P 43	
	SENSE_DP	SENSE_45S	SENSE	ISNS_PP5V50 N 43	
    	SENSE_DP_CPUHIGN	SENSE_45S	SENSE	ISNS_CPUHIGAIN P 44 45	
	SENSE_DP_CPUHIGN	SENSE_45S	SENSE	ISNS_CPUHIGAIN N 44 45	
	SENSE_DP_CPUHIGN	SENSE_45S	SENSE	ISNS_CPUHIGAIN_R P 44	
	SENSE_DP_CPUHIGN	SENSE_45S	SENSE	ISNS_CPUHIGAIN_R N 44	
         	SENSE_DP_CHGR_CST	SENSE_45S	SENSE	CHGR_CSI P 54	
	SENSE_DP_CHGR_CST	SENSE_45S	SENSE	CHGR_CSI N 54	
	SENSE_DP_CHGR_CST	SENSE_45S	SENSE	CHGR_CSI_R P 54	
	SENSE_DP_CHGR_CST	SENSE_45S	SENSE	CHGR_CSI_R N 54	
	SENSE_DP_CHGR_CSO	SENSE_45S	SENSE	CHGR_CSO P 54	
	SENSE_DP_CHGR_CSO	SENSE_45S	SENSE	CHGR_CSO N 54	
	SENSE_DP_CHGR_CSO	SENSE_45S	SENSE	CHGR_CSO_R P 44 54	
	SENSE_DP_CHGR_CSO	SENSE_45S	SENSE	CHGR_CSO_R N 44 54	
	The signals below have no topologies assigned.				
   	DP_NO_TOPOLOGY	SENSE_45S	SENSE	CPUVR ISNS1 P 43 56	
	DP_NO_TOPOLOGY	SENSE_45S	SENSE	CPUVR ISNS1 N 43 56	
	DP_NO_TOPOLOGY	SENSE_45S	SENSE	CPUVR ISNS2 P 43 56	
	DP_NO_TOPOLOGY	SENSE_45S	SENSE	CPUVR ISNS2 N 43 56	

X304 Specific Net Properties

ELECTRICAL CONST SET		NET TYPE		
		PHYSICAL	SPACING	
AUDIO_DP_AMPTWT	ANL AUDIO	AUDIO	AUD LQ2 L P	48 56
AUDIO_DP_AMPTWT	ANL AUDIO	AUDIO	AUD LQ2 L N	48 56
AUDIO_DP_AMPTWT	ANL AUDIO	AUDIO	AUD SPKRAMP LIN P	56
AUDIO_DP_AMPTWT	ANL AUDIO	AUDIO	AUD SPKRAMP LIN N	56
AUDIO_DP_AMPTWT	ANL AUDIO	AUDIO	SPKRAMP LIN P	56
AUDIO_DP_AMPTWT	ANL AUDIO	AUDIO	SPKRAMP LIN N	56
AUDIO_DP_AMPTWT	ANL AUDIO	AUDIO	AUD LQ2 R P	48 56
AUDIO_DP_AMPTWT	ANL AUDIO	AUDIO	AUD LQ2 R N	48 56
AUDIO_DP_AMPTWT	ANL AUDIO	AUDIO	AUD SPKRAMP RIN P	56
AUDIO_DP_AMPTWT	ANL AUDIO	AUDIO	AUD SPKRAMP RIN N	56
AUDIO_DP_AMPTWT	ANL AUDIO	AUDIO	SPKRAMP RIN P	56
AUDIO_DP_AMPTWT	ANL AUDIO	AUDIO	SPKRAMP RIN N	56
AUDIO_DP_AMP SUB	ANL AUDIO	AUDIO	AUD LQ3 L P	48 56
AUDIO_DP_AMP SUB	ANL AUDIO	AUDIO	AUD LQ3 L N	48 56
AUDIO_DP_AMP SUB	ANL AUDIO	AUDIO	AUD SPKRAMP LSUBIN P	56
AUDIO_DP_AMP SUB	ANL AUDIO	AUDIO	AUD SPKRAMP LSUBIN N	56
AUDIO_DP_AMP SUB	ANL AUDIO	AUDIO	LSUBIN P	56
AUDIO_DP_AMP SUB	ANL AUDIO	AUDIO	LSUBIN N	56
AUDIO_DP_AMP SUB	ANL AUDIO	AUDIO	AUD LQ3 R P	48 56
AUDIO_DP_AMP SUB	ANL AUDIO	AUDIO	AUD LQ3 R N	48 56
AUDIO_DP_AMP SUB	ANL AUDIO	AUDIO	AUD SPKRAMP RSUBIN P	56
AUDIO_DP_AMP SUB	ANL AUDIO	AUDIO	AUD SPKRAMP RSUBIN N	56
AUDIO_DP_AMP SUB	ANL AUDIO	AUDIO	RSUBIN P	56
AUDIO_DP_AMP SUB	ANL AUDIO	AUDIO	RSUBIN N	56
AUDIO_DP_SPK SUB	DIG AUDIO	AUDIO	SPKRCONN SL OUT P	56 52 71
AUDIO_DP_SPK SUB	DIG AUDIO	AUDIO	SPKRCONN SL OUT N	56 52 71
AUDIO_DP_SPK SUB	DIG AUDIO	AUDIO	SPKRCONN SR OUT P	56 52 71
AUDIO_DP_SPK SUB	DIG AUDIO	AUDIO	SPKRCONN SR OUT N	56 52 71
AUDIO_DP_SPKTW T	DIG AUDIO	AUDIO	SPKRCONN L OUT P	56 52 71
AUDIO_DP_SPKTW T	DIG AUDIO	AUDIO	SPKRCONN L OUT N	56 52 71
AUDIO_DP_SPKTW T	DIG AUDIO	AUDIO	SPKRCONN R OUT P	56 52 71
AUDIO_DP_SPKTW T	DIG AUDIO	AUDIO	SPKRCONN R OUT N	56 52 71
AUDIO_DP_MIC	ANL AUDIO_WIDE	AUDIO	AUD CH_HS_GND	48 52
AUDIO_DP_MIC	ANL AUDIO_WIDE	AUDIO	AUD CONN_HS_MIC_P	
AUDIO_DP_MIC	ANL AUDIO_WIDE	AUDIO	AUD CONN_SLEEVE	52
AUDIO_DP_MIC	ANL AUDIO_WIDE	AUDIO	AUD CONN_SLEEVE_XW	51 52
AUDIO_DP_MIC	ANL AUDIO_WIDE	AUDIO	AUD_HP_PORT_REFCH	48 52
AUDIO_DP_MIC	ANL AUDIO_WIDE	AUDIO	AUD_HS_MIC_P	51 52
AUDIO_DP_MIC	ANL AUDIO_WIDE	AUDIO	CODEC_HS_MIC_P	48
AUDIO_DP_MIC	ANL AUDIO_WIDE	AUDIO	HS_MIC_P	48 51
AUDIO_DP_MIC	ANL AUDIO_WIDE	AUDIO	AUD_CONN_HS_MIC_N	
AUDIO_DP_MIC	ANL AUDIO_WIDE	AUDIO	AUD_CONN_RING2	52
AUDIO_DP_MIC	ANL AUDIO_WIDE	AUDIO	AUD_CONN_RING2_XW	51 52
AUDIO_DP_MIC	ANL AUDIO_WIDE	AUDIO	AUD_HP_PORT_REFUS	48 52
AUDIO_DP_MIC	ANL AUDIO_WIDE	AUDIO	AUD_HS_MIC_N	51 52
AUDIO_DP_MIC	ANL AUDIO_WIDE	AUDIO	AUD_US_HS_GND	48 52
AUDIO_DP_MIC	ANL AUDIO_WIDE	AUDIO	HS_MIC_N	48 51
AUDIO_DP_MIC	ANL AUDIO_WIDE	AUDIO	CODEC_HS_MIC_N	48
		S_B_POWER	PP3V3_S5	66 71
		S_B_POWER	PP3V3_S0	66 71
		GND	GND	

SYMC MASTER=THARTANTO 344		SYMC DATE=01/04/2013	
PAGE TITLE			
Project Specific Constraints			
 Apple Inc.		DRAWING NUMBER 051-1573	
		SIZE D	
		REVISION 8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		dvt1	
		PAGE 118 OF 120	
		SHEET 80 OF 82	

D

CB

A

D

CB

Change List:

```
<RDAR://COMPONENT/XXXXXX> X304 HW EE SCHEMATIC | PROTO 0
```

Kismet:

AFP://KISMET.APPLE.COM/KISMET-PROJECTS/X304

Useful Wiki Links:

Schematic Conventions - <https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>

Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design

MobileMac HW Radar:

```
<rdar://component/497591> MobileMac HW | Task
```

```
<rdar://component/497587> MobileMac HW | Schematic
```

```
<rdar://component/497585> MobileMac HW | New Bugs
```

```
<rdar://component/497588> MobileMac HW | Layout
```

```
<rdar://component/497590> MobileMac HW | Investigation
```

```
<rdar://component/497589> MobileMac HW | Architecture
```

Other Info:

Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations