



NL8K Block Diagram

01



SKYLAKE Processor (CLK, MISC, JTAG)

Host CLK:
Trace length < 11000 MILS
Trace spacing < 15, 20 MILS, Impedence 90 ohm



CPU CORE SVID

Layout note: need routing together and ALERT need between CLK and DATA.

CLOSE TO CPU
PLACE THE PU RESISTORS

SVID ALERT

PLACE THE PU RESISTORS
CLOSE TO VR
PULL UP IS IN THE VR MODULE

SVID CLK

CLOSE TO CPU
PLACE THE PU RESISTORS

SVID DATA


CFG

0 Enable; SET DFX ENABLED BIT IN DEBUG
1, Disable;


Configuration Signals:		The CFG signals have a default value of '1' if not terminated on the board.	
CFG[0]	Stall reset sequence after PCU PLL lock until de-asserted	Note that some of the Intel reference designs board might connect CFG[0] to HOOK[2]. This route is not needed on a OXM board.	
CFG[2]	PCI Express Static Lane Reversal	x1 = Normal operation x0 = Lane numbers reversed	CFG2 R83 1K 4
CFG[4]	eDP enable	x1 = Disabled x0 = Enabled	CFG4 R507 1K 4
CFG[6:5]	PCI Express Bifurcation	x00 = 1 x8 & 2 x4 PCI Express x10 = 2 x8 PCI Express x11 = 1 x16 PCI Express	CFG6 R509 1K 4 CFG5 R508 1K 4
CFG[7]	PEG defer training	x1 = PEG train follow RESETB de-asserted x0 = PEG wait for BIOS fro training	CFG7 R505 1K 4

HWPGD

R10479 close to CPU side
H_VCCST_PWRGD trace 0.3" - 1.5"



CPU VDDQ



SKYLAKE Processor (DMI, PEG, FDI)

03

PEG_RCOMP
Trace length < 400 MILS
Trace width = 5 MILS
Trace spacing = 15 MILS

Change PWR rail from +1.0V to +VCCIO_20141216

HDMI

DP

USB3.1 type-C

DP & PEG Compensation
Trace length < 100 Mils
Trace Width 5 mils Trace Spacing 25 mils


+VCCIO (37,6)
+1.2VUS (10,16,17,2,36,43,44,50,6)
+3V_SS (10,12,14,21,23,25,26,27,28,31,32,34,37,38,39,43,49,52)
+3V (10,11,12,13,14,16,17,18,19,20,21,22,23,24,26,27,28,29,30,31,32,36,41,45,50,52,9)

4+4e, Support eDRAM Only, GTX 12A




		Quanta Computer Inc.	
PROJECT :			
Size	Document Number Custom	SNB 3/5 (POWER)	Rev 2A
Date:	Wednesday, October 13, 2010	of	66



Follow SKL H EDS page 135 to 45W(GT2): VCCSA=11.1A (GTx)




Follow SKL H EDS page 135 45W: VDDQ=2.8A




EDRAM Only, PLACE CAPS IN ACK SIDE




Unconnected for Processors without OPC.




Haswell Processor (GND)





Haswell Processor (RESERVED, CFG)






Change DMI TX/RX connect_20150109












This signal has a weak internal pull-down.
0 = Port C D is not detected.
1 = Port C D is detected.



EC-B-01











Quanta Computer Inc.

PROJECT :

Size	Document Number	Rev
	B	
PCH 6/6 (GND)		
Date:	Wednesday, October 19, 2011	66






The schematic diagram illustrates the power supply section of the STM32F407VGT6, showing connections for various voltage rails and their associated decoupling capacitors. The components are organized into five main sections:

- +1.2VSUS:** This section shows a series of capacitors connected to the +1.2VSUS rail. The capacitors are labeled C401, C395, C396, C398, C438, C422, C409, C423, C393, C387, C392, C397, C427, C394, C334, and C426. Each capacitor has a value of 1uF/6.3V 4.
- DDR_VTTREF:** This section shows capacitors C405, C410, C412, and C413 connected to the DDR_VTTREF rail. Each capacitor has a value of 1uF/6.3V 4.
- VREF_CA_DIMM1:** This section shows capacitors C451 and C432 connected to the VREF_CA_DIMM1 rail. C451 has a value of 0.1uF/16V 4, and C432 has a value of 2.2uF/10V 4.
- +2.5V_SUS:** This section shows capacitors C399 and C402 connected to the +2.5V_SUS rail. C399 has a value of 0.1uF/16V 4, and C402 has a value of 2.2uF/10V 4.
- +3V:** This section shows capacitors C406 and C470 connected to the +3V rail. C406 has a value of 0.1uF/16V 4, and C470 has a value of 2.2uF/10V 4.

The diagram also shows the connection of the ground rail (GND) to the capacitors.

EC-A-01

EC-B-02




(10,11,12,13,14,16,17,18,20,21,22,23,24,26,27,28,29,30,31,32,36,43,45,50,52,9) +3V
(20,21,22,24,30,31,43,45,52,63) +5V


+3V
+5V

19

EC-A-02





(3)	DP_TX0P	C613	0.1U/16V 4	DPC_LANE0_P_C
(3)	DP_TX0N	C614	0.1U/16V 4	DPC_LANE0_N_C
(3)	DP_TX1P	C5	0.1U/16V 4	DPC_LANE1_P_C
(3)	DP_TX1N	C6	0.1U/16V 4	DPC_LANE1_N_C
(3)	DP_TX2P	C15	0.1U/16V 4	DPC_LANE2_P_C
(3)	DP_TX2N	C16	0.1U/16V 4	DPC_LANE2_N_C
(3)	DP_TX3P	C622	0.1U/16V 4	DPC_LANE3_P_C
(3)	DP_TX3N	C623	0.1U/16V 4	DPC_LANE3_N_C




For ESD


(19,3)	DP_AUXP	R457	*0.4	DP_AUXP_R	C628	0.1U/16V 4	EXT_AUX_SINK_P
(19,3)	DP_AUXN	R456	*0.4	DP_AUXN_R	C627	0.1U/16V 4	EXT_AUX_SINK_N

EC-B-01



Layout note: Place close to DP Conn





Reserve for Input attenuation
To have optimization output power

Placement C4609
and then C4611

Close to IC

need to Close to connector
Reserve for EMI Depression

GND PAD 6 VIA (2x3)
inner 12mil, outer 20mil

need to very
Close to IC

Output Gain Table

R364	R363	R373	R372	Gain(Differential)
NC	NC	0	0	11dB
0	NC	NC	0	14dB
NC	0	0	NC	19dB
0	0	NC	NC	25dB



Quanta Computer Inc.
PROJECT :

Size Custom Document Number Amplifer(ALC1003) Rev 3B
Date: Wednesday, October 19, 2016 Sheet 22 of 66

SSD

(10,11,12,13,14,16,17,18,19,20,21,22,23,26,27,28,29,30,31,32,36,43,45,50,52,9)

+3V

(19,20,21,22,30,31,43,45,52,63)

+5V

24

L8H-128V2G max current: 0.844A;
L8H-256V2G max current: 1.22A.


HDD

DC Current rating: 2 A (MAX)

80 mils (Iout=2A)



HDD_CONN



PLACE SATA AC COUPLING CAPS CLOSE TO Connector






Quanta Computer Inc.

PROJECT :




Size	Document Number	Rev
Custom	SSD mSATA X2	38
Date:	Wednesday, October 19, 2016	Sheet 24 of 66


(10,12,14,21,23,26,27,28,31,32,34,37,38,39,43,49,52) +3V_S5
(21,38,44) +1.5V


 25




 Quanta Computer Inc. PROJECT :		Rev
Size Custom	Document Number	3B
Wifi/BT MiniPCIE		
Date:	Monday, October 17, 2016	
Sheet	26	of 66










CCG2 Connections




This project is DFP only,
please floating RD pin.




```
Rlim= (Ilim-0.7)/(3*0.00001)
      fix 3 A
```

11/26 modify from Tommy

UART for DEBUG



USB Charger 2.0 Port



RILIM_L0 is optional and the ILIM_L0 pin may be left unconnected if the following conditions are met:
 1. ILIM_SEL is always set high
 2. Load Detection - Port Power Management is not used
 3. Mouse / Keyboard wake function is not used
 If conditions 1 and 2 are met but the mouse / keyboard wake function is also desired, it is recommended to use RILIM_L0 < 80.6 kΩ.
 The following equation programs the typical current limit:
 (1) RILIM_XX corresponds to either RILIM_HI or RILIM_L0 as appropriate.

$$I_{OS_typ} (mA) = \frac{50,500}{(R_{ILIM_XX} (k\Omega) + 0.1)}$$


(10,26,28,34,35,36,37,39,40,41,42,43,44,45,46,47,49,50,51,52)
 (10,11,12,13,14,16,17,18,19,20,21,22,23,24,26,27,28,30,31,32,36,43,45,50,52,9)

+5V_S5
 +3V



29

Board to Board




Place CAP, close to USB3.0 CONN





Quanta Computer Inc.
PROJECT :

Size Custom	Document Number USB2.0 X1/FUNCTION B	Rev 3B
Date: Monday, October 17, 2016	Sheet 29	of 66

Thermal Sensor



Thermal Sensor




ALERT# /T_CRIT# Pull-up Resistor



Rb	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
2Kohm	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C

T_CRIT temperature strapping point


KEYBOARD




For EMI

+3V_TP
Max Current : 50mA


Touch button connector






Touch pad




KB Backlit



$$V_O = 1.6 \times V_{SET}$$




Power board for NL8




0325 remove for ID change

LED CONN




Power board for NL9




Quanta Computer Inc.
PROJECT :

Size	Document Number	Rev
Custom	KB/TP/LID	3B

Date: Monday, October 24, 2016 Sheet 31 of 66


[illegible]





3







Quanta Computer Inc.
PROJECT : NL8E

Size	Document Number	Rev
	+1V_S5 (RT8237CZQW)	1A

Date: Thursday, October 27, 2016 Sheet 36 of 66

+1.0V (10,2,32,6)
 +3V_S5 (10,12,14,21,23,25,26,27,28,31,32,34,38,39,43,49,52)
 +5V_S5 (10,26,28,29,34,35,36,39,40,41,42,43,44,45,46,47,49,50,51,52)
 +VCCIO (3,6)
 +VCCSTPLL (11,2,6)
 +1.0V_DEEP_SUS (10,11,14,36,39,44)








Quanta Computer Inc.
PROJECT :


Size Custom	Document Number +1.8V (APW8713)	Rev 3B
Date: Thursday, October 27, 2016	Sheet 38	of 66

Place close to VCCSA Inductor













Quanta Computer Inc.
PROJECT : NL8E

Size	Document Number	Rev
	VCCSA 1-Phase Power Stage	A
Date:	Thursday, October 27, 2016	Sheet 42 of 66

- +3V (10,11,12,13,14,16,17,18,19,20,21,22,23,24,26,27,28,29,30,31,32,36,45,50,52,9)
 +5V (19,20,21,22,24,30,31,45,52,63)
 +3V_S5 (10,12,14,21,23,25,26,27,28,31,32,34,37,38,39,49,52)
 +5V_S5 (10,26,28,29,34,35,36,37,39,40,41,42,44,45,46,47,49,50,51,52)
 +VIN (18,33,34,35,36,39,40,41,42,47,50,52,63)




DISCHARGE






Quanta Computer Inc.
PROJECT :

Size Custom	Document Number Discharge	Rev 38
Date: Thursday, October 27, 2016	Sheet 44	of 66






NVVDDS
N17E-G1
EDP: 18A
EDP: peak: 30.7A
OCP minimum: 63A

	Ra	Rb	Rc	Rd	Re	Rf
N17E-G2	NA	Stuff	232K	NA	Stuff	NA
N17E-G1	Stuff	NA	?	Stuff	NA	Stuff

+3V (10,11,12,13,14,16,17,18,19,20,21,22,23,24,26,27,28,29,30,31,32,36,43,45,50,52,9)
 +VIN (18,33,34,35,36,39,40,41,42,47,50,52,63)
 +5V_S5 (10,26,28,29,34,35,36,37,39,40,41,42,43,44,45,47,49,50,51,52)
 NVVDDS (51,57)
 1V8_AON (45,47,49,50,53,55,56,57,9)

9xxx

MEM_VDD_CTRL	FBVDDQ_MEM
1	1.55V
0	1.35V




FBVDDQ_MEM
N17E-G1
EDP: 19.8A
EDP peak: 32.2A
OCP minimum: 64A

routing in parallel




Quanta Computer Inc.
PROJECT :

Size Custom	Document Number +1.35V_GPU(TPS51211DSCR)	Rev 3B
Date: Thursday, October 27, 2016	Sheet 48 of 66	




Quanta Computer Inc.
PROJECT :

Size Custom	Document Number	Rev 38
+1.8V (APW8713)		
Date:	Thursday, October 27, 2016	Sheet 49 of 66




Discrete only



(45,56,57) NVVDD
(50,53,55) PEX_VDD

(46,57) NVVDDS
(47,54,56,57,58,59) FBVDDQ_MEM

 Quanta Computer Inc. PROJECT :		
Size Custom	Document Number Discrete Discharge	Rev 3B
Date:	Thursday, October 27, 2016	Sheet 51 of 66



STRAP[2:0] VRAM Table for N17P-G1 GDDR5 Recommended Memories

STRAP[2:0]	DESCRIPTION	Vendor	Vendor P/N	TOP P/N	QB P/N	Default
001	GDDR5 2864x128 7 Gbit	Samsung 8-bit	K4D5325F8-WE28		AKG5Q0TW82	
002	GDDR5 2864x128 7 Gbit	Hynix 8-bit	H5GSR24RHC-BCC		AKG5Q0TW82	

Table 5.3 RAMCFG

STRAP2	STRAP1	STRAP0	RAMCFG Setting Number
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)
L	H	H	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)
H	H	L	6 (0x0006)
H	H	H	7 (0x0007)
L	L	M	8 (0x0008)
L	H	M	9 (0x0009)
L	M	M	10 (0x000A)
H	L	M	11 (0x000B)
H	M	M	12 (0x000C)
M	L	M	13 (0x000D)




Table 5.5 SORX_EXPOSED Strap Enablement for Down Designs

Base Strap	ROM_S0	ROM_S1	ROM_S2	SORX1_EXPOSED	SORX2_EXPOSED	SORX3_EXPOSED	SORX4_EXPOSED	SORX5_EXPOSED	SORX6_EXPOSED
0	L	L	L	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED
1	L	L	M	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED
2	L	L	H	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED
3	L	M	L	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED
4	L	M	M	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED
5	L	H	L	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED
6	L	H	M	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED
7	L	H	H	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED
8	M	L	L	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED
9	M	L	M	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED
10	M	L	H	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED
11	M	M	L	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED
12	M	M	M	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED
13	H	L	L	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED
14	H	L	M	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED
15	H	L	H	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED	ENABLED

Notes: The tertiary strap pins listed in the Strap Pins columns shall be pulled to one of three voltage levels: "L" means low level (GND), "M" means middle level (0.9V), "H" means high level (1.8V).




Table 14.1 GPIO Descriptions for GB4C-128 Packages

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO0	GPIO_P0M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO1	GC6M: GC6_FB_EH	O	FB Enable for GC6 2.1	Open Source 10 KΩ pull-down

Table 14.1 GPIO Descriptions for GB4C-128 Packages (Continued)

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO18	GPIO_P18M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO19	GPIO_P19M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO20	GPIO_P20M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO21	GPIO_P21M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO22	GPIO_P22M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO23	GPIO_P23M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO24	GPIO_P24M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO25	GPIO_P25M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO26	GPIO_P26M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO27	GPIO_P27M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output

Table 14.1 GPIO Descriptions for GB4C-128 Packages (Continued)

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO28	GPIO_P28M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO29	GPIO_P29M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO30	GPIO_P30M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO31	GPIO_P31M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO32	GPIO_P32M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO33	GPIO_P33M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO34	GPIO_P34M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO35	GPIO_P35M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO36	GPIO_P36M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO37	GPIO_P37M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output




Table 14.1 GPIO Descriptions for GB4C-128 Packages (Continued)

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO38	GPIO_P38M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO39	GPIO_P39M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO40	GPIO_P40M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO41	GPIO_P41M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO42	GPIO_P42M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO43	GPIO_P43M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO44	GPIO_P44M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO45	GPIO_P45M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO46	GPIO_P46M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO47	GPIO_P47M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output

Table 14.1 GPIO Descriptions for GB4C-128 Packages (Continued)

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO48	GPIO_P48M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO49	GPIO_P49M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO50	GPIO_P50M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO51	GPIO_P51M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO52	GPIO_P52M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO53	GPIO_P53M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO54	GPIO_P54M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO55	GPIO_P55M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO56	GPIO_P56M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO57	GPIO_P57M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output

Table 14.1 GPIO Descriptions for GB4C-128 Packages (Continued)

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO58	GPIO_P58M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO59	GPIO_P59M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO60	GPIO_P60M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO61	GPIO_P61M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO62	GPIO_P62M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO63	GPIO_P63M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO64	GPIO_P64M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO65	GPIO_P65M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO66	GPIO_P66M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO67	GPIO_P67M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output

Table 14.1 GPIO Descriptions for GB4C-128 Packages (Continued)




GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO68	GPIO_P68M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO69	GPIO_P69M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO70	GPIO_P70M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO71	GPIO_P71M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO72	GPIO_P72M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO73	GPIO_P73M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO74	GPIO_P74M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO75	GPIO_P75M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO76	GPIO_P76M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO77	GPIO_P77M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output

Table 14.1 GPIO Descriptions for GB4C-128 Packages (Continued)



GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO78	GPIO_P78M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO79	GPIO_P79M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO80	GPIO_P80M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO81	GPIO_P81M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO82	GPIO_P82M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO83	GPIO_P83M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO84	GPIO_P84M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO85	GPIO_P85M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO86	GPIO_P86M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output
GPIO87	GPIO_P87M_VID	O	PHM Output to control NVDD	0 to 1V8 PHM output

Table 14.1 GPIO Descriptions for GB4C-128 Packages (Continued)



Table 14.1 GPIO Descriptions for GB4C-128 Packages (Continued)




Overt temp ckt for NVVDD and NVVDDS



For N17 Power off sequence





CHANNEL A: 1024MB GDDR5x32

(47.51,54.56,57.58) FBVDDQ_MEM

Channel A
<0-31>


MF=0 Non-mirrored

QD24~31

QD16~23

QD8~15

QD0~7

Channel A
<32-63>


MF=1 mirrored

QD32~39

QD40~47

QD48~55

QD56~63




CHANNEL B: 1024MB GDDR5x32

(47.51,54,56,57,58) FBVDDQ_MEM

Channel B
<0-31>Channel B
<32-63>

MF=0 Non-mirrored

MF=1 mirrored



QD32~39

QD40~47

QD48~55

QD56~63

QD56~63

QD56~63

QD56~63

QD56~63

QD56~63

QD56~63

QD56~63

QD56~63

QD56~63

QD56~63

QD56~63

QD56~63

QD56~63

QD56~63

QD56~63

QD56~63

QD56~63

QD56~63


QD56~63

QD56~63

QD56~63


























		Quanta Computer Inc.
PROJECT :		
Size Custom	Document Number blank	Rev 3B
Date: Monday, October 17, 2016	Sheet 61	of 66

Power Delivery Map








CPU BRACKET

H11
*H-TC252BC236D150P2H13
*H-TC252BC236D150P2H14
*H-TC252BC236D150P2H12
*H-TC252BC236D170X150P2H27
*HG-C329D110P2H23
*HG-C329D110P2H22
*HG-C329D110P2H25
*HG-C329D110P2H2
*HG-O-TS4BC329D110P2H3
HG-O-TS1BC329D110P2H6
*HG-O-TS2BC329D110P2H15
*O-NL8-4H7
*SPAD-C315NPH17
*SPAD-NL8-4-NPH19
*SPAD-NL8-3-NPH20
*SPAD-C315NPH30
*SPAD-C236NPH29
*SPAD-NL8-1NPH8
*H-TC329BC83D83PTH18
*H-TC329IC150BS4D110P2H28
*h-o102x83d102x83nH16
*O-TC252IC190BS50D150P2H5
*h-c83d83nH24
H-TC181IC87BC59D59P2H26
H-TC181IC87BC59D59P2H10
*H-TC252IC190BC286D150PTH9
*H-TC252IC190BC286D150PT





EMI



+VIN




ESD

H4
*spad-nl8-2npH1
*spad-re196x340npH21
SPAD-re118x157npQuanta Computer Inc.
PROJECT :


Size	Document Number	Rev
Custom	HOLE	3B

Date: Monday, October 17, 2016 Sheet 63 of 66



Quanta Computer Inc.
PROJECT :

Size A	Document Number SMBus Map	Rev 3B
Date:	Monday, October 17, 2016	
	Sheet 64 of 66	



2016

SDV

SIV

EC NO.	PG.	DATE	PART REFERENCE	DESCRIPTION
EC-A-01	19	8/10	R760	DP_Power add 0 ohm
EC-A-02	19	8/10	Q70,R761,R762	DP_HPDP change to dual mos type
EC-A-03	20	8/10	R763	HDMI_Power add 0 ohm
EC-A-04	12	8/10	Add U52,del U53	BIOS change socket to rom for B test
EC-A-05	26	8/10	C835	change 0402 correct PN
EC-A-06	26	8/10	C509,Y2	change cap,crystal for vendor recommend
EC-A-07	53	8/10	U39	change PN for 2nd source team recommend
EC-A-08	18	8/10	CN6	change to Vertical type &FP and upsidedown pin order
EC-A-09	27	8/10	CN1	change to type-C FP
EC-A-10	9	8/10	Q71,Q72,R766,C934	change GC6EN circuit
EC-A-11	56	8/10	U55,U56,R767,R768,R769	GPU power down sequence
EC-A-12	56	8/11		change from OVERT# to DGPU_OVT#
EC-A-13	55	8/17		Reserve GPU external bios for debug use
EC-A-14	30	8/19	R778,R779,R458,R448,R776,R777	cypress review CCG2 to Mux can't have cap
EC-A-15	10	8/19	R246	EC S5 leakage form AC PRESENT
EC-A-16	2,10	8/19	R780,R781,R782,R783	xHCI Debug Capability Compliance issue
EC-A-17	28	9/6	R161,R620	change Ilim to 93.1k ohm for 3A,asm R161 for type c hpd open drain
EC-B-01	13,19	10/17	R784,C785,C803	for DP to hdmi dongle cable issue
EC-B-02	20	10/17	C10,C621	change 0805 size to 0402 size
EC-B-03	56	10/17	R568	for remove R568 NV PWRGD path
EC-B-04	27	10/19	C816,C936	for FAE suggest
EC-B-05	10	10/26	R246	For ME check fail issue



Quanta Computer Inc.

PROJECT :

Size	Document Number	Rev
Custom	EC list-1	
Date	Wednesday, October 26, 2016	Sheet 66 of 66