



POWER PAVILION PUFF INTEL SKL / KABY -H SYSTEM DIAGRAM

01




SKYLAKE Processor (CLK, MISC, JTAG)


H_PECI (50ohm)
Trace Length: <0.5 inches
Ra,Ca need placement close to PCH.




PROCHOT# (50ohm)
Trace Length <11 inches
Cb need placement near VR





CPU_PLTRST# (50ohm)
Trace Length: 10~17 inches



Host CLK:
Trace length < 11000 mils
Trace spacing = 15 / 20 mils, Impedence 90 ohm




PM_SYNC (50ohm)
Trace Length: 1~11.25 inches




Design Note(CFG_RCOMP):
DEFENSIVE DESIGN 50-OHM FOR R40PR (SV REQ)

Processor pull-up (CPU)




CPU CORE SVID
Layout note:
1.Need routing together
2.ALERT need between CLK and DATA.

PLACE THE PU RESISTORS
CLOSE TO VR
PULL UP IS IN THE VR MODULE



CLOSE TO CPU
PLACE THE PU RESISTORS




CLOSE TO CPU
PLACE THE PU RESISTORS




PROC_PWRGD (50ohm)
Trace Length: 1~11.25 inches



THERMTRIP# (50ohm)
Trace Length: 1.1~12 inches
Rb need placement near PCH




Ra(R10804) Not install in SKL-H




HWPDP

Ra close to CPU side
H_VCCST_PWRGD trace 0.3" - 1.5"



CPU VDDQ


Note: please keep plane is enough for VDDQ 2.8A




PROJECT : G35
Quanta Computer Inc.

Size	Document Number	Rev
Custom	02 - SKL 1/7 (JTAG/MISC)	1A
Date: Monday, November 30, 2015	Sheet 2 of 51	

03




SKYLAKE Processor (DDR4)




Follow SKL H EDS page 133 to 45W(GT2): +VCCGT=55A

+VCC_CORE 7.43,44
+1.2VSUS 2.6,10,17,18,42,48,51




IO Thrm Protect
Location need thermal confirm


For CPU USE




For PIPE USE




CPU Thermal Sensor
Location need thermal confirm



Follow SKL H EDS page 135 45W: VDDQ=2.8A



Follow SKL H EDS page 131 to 45W(GT2): VCC_CORE=68A




+VCC_CORE 43.44




PROJECT : G35
Quanta Computer Inc.

Size Custom	Document Number 07 -- SKL 6/7 (POWER&GND)	Rev 1A
Date: Tuesday, December 01, 2015 Sheet 7 of 51		

SKL-HProcessor (GND)



SKL-H Processor (RESERVED, CFG)




Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board


0 Enable: SET DFX ENABLED BIT IN DEBUG

1 , Disable;



PROJECT : G35
Quanta Computer Inc.

Size Custom	Document Number 08 -- SKL 7/7 (GND)	Rev 1A
Date: Monday, November 30, 2015		Sheet 8 of 51



USB 2.0 PORT	
PORT1	USB2 MB
PORT2	USB2 DB
PORT3	USB2 DB
PORT4	HD/IR CAM Option
PORT5	IR CAM Option
PORT6	NC
PORT7	WLAN
PORT8	TOUCH
PORT9-14	NC

USB 3.0 PORT	
PORT1	USB3 MB
PORT2	USB3 DB
PORT3	USB3 DB
PORT4	3D CAMERA

10,12,13,14,16,18 +3V_DEEP_SUS



HSIO MUX PORT	
PCIE1-4	NC
PCIE5	Cardreader
PCIE6	Wlan
PCIE7	Lan
PCIE8	NC
PCIE9/SATA0A	
PCIE10	SSD PCIE * 4
PCIE11	
PCIE12	
PCIE13	NC
PCIE14	NC
PCIE15	HDD
PCIE16	NC
PCIE17	NC
PCIE18-20	NC


SSD PCIE x4 LANE

Modify 1005 Change HDD SATA Port2 to port1B

HDD1 (SATA1B 6Gb/s)


SSD PCIE x4 LANE

The 24 MHz (50 Ohm ESR) XTAL used for Skylake-H needs to be replaced by 38.4 MHz (30 Ohm ESR) XTAL for Cannonlake-H.







Crystal Components with Surrounding 10 mil Wide GND Shield Trace
Break Out:4-10 mil Wide GND Shield Trace

RTC Clock 32.768KHz




32.768KHz
B6332768453 CRYSTAL SMD 32.768KHZ(+20PPM,12.5PF)
footprint: xt1-3_2X1_5-2_5-0_8h






Reserve EDP HPD opposites circuit!






Model	BOARD_ID[8:7] ID8;ID7	BOARD_ID[6:5] ID6;ID5	Board ID [4:3] ID4;ID3	BOARD_ID[2:1] ID2;ID1	BOARD_ID0 ID0
Definition	00 Non 3D SKU 01 3D SKU	00 Reserve	00 Reserve	00 15" 01 17" 10 17" SP	0 : UMA 1 : DIS

- This signal has a weak internal pull-down.
- 0 = Port C and D is not detected.
- 1 = Port C and D is detected.





+3VS5 10,12,14,26,33,37,41,42,46,47,48,51
 +3V_DEEP_SUS 9,10,12,13,14,18
 +3V 5,9,10,11,12,13,14,17,18,19,22,26,27,28,29,30,32,33,34,35,36,37,38,43,46,49
 +1.0V_DEEP_SUS 10,11,14,47,48
 +VCCIO 3,6,48
 +1.0V 2,5,6,10,37,48




PROJECT : G35
Quanta Computer Inc.

Size	Document Number	Rev
	16 -- XDP & APS	1A
Date: Monday, November 30, 2015	Sheet 16 of 51	









+3V 5,9,10,11,12,13,14,16,17,18,22,26,27,28,29,30,32,33,34,35,36,37,38,43,46,49
 +3V_AON 22,23,27,51
 +3V_GFX 20,21,22,23,49,51
 +1.05V_GFX 20,21,23,51



AC6 NC.1
 AJ28 NC.2
 AJ4 NC.3
 AJ5 NC.4
 AL11 NC.5
 C15 NC.6
 D19 NC.7
 D20 NC.8
 D23 NC.9
 D26 NC.10
 H31 NC.11
 T8 NC.12
 V32 NC.13



1130 Change D1004,R1124 from I to NI
 Change U1002,R1002,C1012 from NI to I





All 3.3V


NVVDD

PEX_VDD
1.05V


FBVDD/Q













If stuff Da,Db,Ra,Rb, do not stuff Ua,Ub,Ca,Cb,Rc,Rd



GPU type	Part Number	Part Description	Where Used
N16P-GT	AJ0N16P0T05	IC CTRL(908P)N16P-GT-A2(BGA)TOPBSQ	G35A
	AJ0N16P0T06	IC CTRL(908P)N16P-GT-A2(BGA)QBCON	
N16P-GX	AJ0N16P0T14	IC CTRL(908P)N16P-GX-A2(BGA)TOPBSQ	G35A / G37A
	AJ0N16P0T15	IC CTRL(908P)N16P-GX-A2(BGA)QBCON	
N16E-GR	AJ0N16E0T02	IC CTRL(908P)N16E-GR-A1(BGA)TOPBSQ	G35A / G37A
	AJ0N16E0T03	IC CTRL(908P)N16E-GR-A1(BGA)QBCON	




	+1.05V_GFX NV_PLLVDD	19,20,23,51 20
--	-------------------------	-------------------



+3V 5,9,10,11,12,13,14,16,17,18,19,26,27,28,29,30,32,33,34,35,36,37,38,43,46,49
+3V_AON 19,23,27,51
+3V_GFX 19,20,21,23,49,51

Default: MicronVRAM 4GB



11/30 Change SCLK pu high to 4.99K

GPU Netname	N16P-GT	N16P-GX	N16E-GR
ROM_S0	4.99K PD	4.99K PD	4.99K PD
ROM_SCL	4.99K PD	4.99K PD	4.99K PD
STRAP0	49.9K PU	49.9K PU	49.9K PU
STRAP1	NC	NC	NC
STRAP2	NC	NC	NC
STRAP3	NC	NC	NC
STRAP4	NC	NC	NC

4.99K/F_4: CS24992FB26 RES CHIP 4.99K 1/16W +1%(0402)

10K/F_4: CS31002FB26 RES CHIP 10K 1/16W +1% (0402)

15K/F_4: CS31502FB24 RES CHIP 15K 1/16W +1% (0402)

20K/F_4: CS32002FB29 RES CHIP 20K 1/16W +1%(0402)

24.9K/F_4: CS32492FB16 RES CHIP 24.9K 1/16W +1%(0402)

30.1K/F_4: CS33012FB18 RES CHIP 30.1K 1/16W +1%(0402)

34.8K/F_4: CS33482FB22 RES CHIP 34.8K 1/16W +1% (0402)

45.3K/F_4: CS34532FB18 RES CHIP 45.3K 1/16W +1% (0402)

VRAM Table of N16P-GT N16P-GT device ID = 0x139A

Vendor	TOP B/S QBCON	Mfr. P/N	SIZE	ROM_SI
Hynix	AKG5PWUTW19 AKG5PWUTW20	H5GC4H24AJR-T2C	256Mx16	0x6 0110 PD 34.8K
Micron	AKG5PW0TL05 AKG5PW0TL06	EDW4032BABG-60-F-R		0x4 0100 PD 24.9K

Resistor Values	PU to 3V3_MAIN	PD to GND
4.99K OHM	1000	0000
10K OHM	1001	0001
15K OHM	1010	0010
20K OHM	1011	0011
24.9K OHM	1100	0100
30.1K OHM	1101	0101
34.8K OHM	1110	0110
45.3K OHM	1111	0111


VRAM Table of N16P-GX N16P-GX device ID = 0x139B

Vendor	TOP B/S QBCON	Mfr. P/N	SIZE	ROM_SI
Hynix	AKG5PWUTW19 AKG5PWUTW20	H5GC4H24AJR-T2C	256Mx16	0x6 0110 PD 34.8K
Micron	AKG5PW0TL05 AKG5PW0TL06	EDW4032BABG-60-F-R		0x4 0100 PD 24.9K
Micron	AKG5LGUTL02 AKG5LGUTL03	MT51J256M32HF-60:A	256Mx32	0x9 1001 PU 10K
Samsung	AKG5QGDT503 AKG5QGDT504	K4G80325FB-HC03		0x8 1000 PU 4.99K

VRAM Table of N16E-GR N16E-GR device ID = 0x1427

Vendor	TOP B/S QBCON	Mfr. P/N	SIZE	ROM_SI
Hynix	AKG5PWUTW19 AKG5PWUTW20	H5GC4H24AJR-T2C	256Mx16	0x0 0110 PD 4.99K
Micron	AKG5PW0TL05 AKG5PW0TL06	EDW4032BABG-60-F-R		0x1 0001 PD 10K
Micron	AKG5LGUTL02 AKG5LGUTL03	MT51J256M32HF-60:A	256Mx32	0x4 0100 PD 24.9K
Samsung	AKG5QGDT503 AKG5QGDT504	K4G80325FB-HC03		0x3 0011 PD 20K




If stuff Da,Ra, do not stuff Ua,Ca



+3V_AON	19,22,27,51
+3V_GFX	19,20,21,22,49,51
+1.35V_GFX	20,24,25,50
+1.05V_GFX	19,20,21,51
+VGACORE	49

23

VDD/XVDD : 62A




GPU BOM:

N16E-GR: Ca Unstuff, Cb Stuff (Default)
N16P-GX/GT/N16S-GTR-B: Ca change 4.7u stuff, Cb unstuff



4.7 uF : CH5471K9E07 CAP CHIP
4.7u 6.3V(+10%,X5R,0603)

For meet Power down sequence for +3V_GFX





1127 Change R1072 from 4.7K to 0 for GPU PWR sequence
1127 Change C1108 from I to NI for GPU PWR sequence

LID Switch





Touch screen




eDP Conn.

10/01 modify


TS USB Interface




9/23 swap pin



27



			C7723		0.1U/16V	4	TX0 HDMI+
21	GPU_D0	[]	C7724		0.1U/16V	4	TX0 HDMI-
21	GPU_D0#	[]					
			C7721		0.1U/16V	4	TX1 HDMI+
21	GPU_D1	[]	C7722		0.1U/16V	4	TX1 HDMI-
21	GPU_D1#	[]					
			C7725		0.1U/16V	4	TX2 HDMI+
21	GPU_D2	[]	C7726		0.1U/16V	4	TX2 HDMI-
21	GPU_D2#	[]					
			C7727		0.1U/16V	4	TXC HDMI+
21	GPU_CLK	[]	C7729		0.1U/16V	4	TXC HDMI-
21	GPU_CLK#	[]					
21	GPU_DDCCLK	[]					
21	GPU_DDCCDATA	[]					




The schematic diagram illustrates the DGPU CL_HDMIIP circuit. It features a +3V_AON power source connected to a network of resistors (R7741, R7727, R7728, R7729, R7730, R7733, R7734, R7737, R7738) and capacitors (C7728). A MOSFET (Q7704, 2N7002K) is used as a switch, controlled by a 5V signal. The output of the MOSFET is connected to the DGPU CL_HDMIIP signal line. The ground connection is shown as a common ground for the entire circuit.

Diagram illustrating a 4x4 crossbar switch configuration for a 4x4 network. The switch is labeled "CPDA10R5V0P-HF".

The switch has four input ports (TX0_HDMI-CN, TX0_HDMI-CN, TX2_HDMI-CN, TX2_HDMI-CN) and four output ports (TX0_HDMI-CN, TX0_HDMI-CN, TX2_HDMI-CN, TX2_HDMI-CN). The switch is configured to route traffic from the top input to the top output, from the top input to the bottom output, from the bottom input to the top output, and from the bottom input to the bottom output.

The switch is a 4x4 crossbar switch with the following connections:

Input	Output	Switch Configuration
TX0_HDMI-CN	TX0_HDMI-CN	1
TX0_HDMI-CN	TX2_HDMI-CN	2
TX2_HDMI-CN	TX0_HDMI-CN	3
TX2_HDMI-CN	TX2_HDMI-CN	4








0925 Del Net HDMI_DET_C




PROJECT : G35
Quanta Computer Inc.

Size Custom	Document Number 27 -- HDMI/HDMI REDRIVER	Rev 1A
Date: Monday, November 30, 2015	Sheet 27of	51




1124 Add SPK_ID for Smart amp feature






Digital

Analog




+5V_AVDD >40mils trace





Speaker 4 ohm: 40mils


AGND SHIELD

1123 Add 1000P for EMI request




place to near or under codec






HOLE






1123 Add PWR LED MOS Circuit



10/08 3D Camera MIC combine in LCD CONN

3D Camera Conn.



USB3.0


USB3.0 Re-driver IC

For ICT review only

1123 Change UB3 re driver power rail from +1.8V_DEEP_SUS to +1.8V

1123 Change UB3 re driver power rail from +1.8V_DEEP_SUS to +1.8V

USB3.0 re-driver IC



0925 Correct Port net name

Layout Notes:
Stubs Trace less than 150mil

Table 4. C1 pin controls long/medium/short traces

State	Channel type	Pin C1 state	Channel B	Channel A	
			EQ ^[1]	DE ^[2]	OS ^[3]
H	Long	H	9 dB	-5.3 dB	1.1 V
high-Z	Medium	high-Z	6 dB	-3.1 dB	1.0 V
L	Short	L	3 dB	0 dB	0.9 V

Table 5. C2 pin controls long/medium/short traces

State	Channel type	Pin C2 state	Channel A	Channel B	
			EQ ^[1]	DE ^[2]	OS ^[3]
H	Long	H	9 dB	-5.3 dB	1.1 V
high-Z	Medium	high-Z	6 dB	-3.1 dB	1.0 V
L	Short	L	3 dB	0 dB	0.9 V

28,40,41,46,51 +5VPCU
5,10,30,33,37,38,40,41 +3VPCU
28,47 +1.8V





PROJECT : G35
Quanta Computer Inc.



Size Custom	Document Number 31 - 3D CAM/REDRIVER	Rev 1A
Date: Monday, November 30, 2015	Sheet 31 of 51	

HDD


SATA LED




For ICT review only




TPM (2.0)




Accelerometer Sensor



IR CAM





PROJECT : G35

Quanta Computer Inc.

Size Custom

Document Number 35 – LAN RTL8107ESH-CG/RJ45


Rev 1A

Date: Monday, November 30, 2015

Sheet 35 of 51



5,9,10,11,12,13,14,16,17,18,19,22,26,27,28,29,30,32,33,34,35,37,38,43,46,49


+3V




SP1	SD_D1	MS_D1
SP2	SD_D0	MS_D0
SP3	SD_CLK	MS_D0
SP4	SD_CMD	MS_D2
SP5	SD_D3	MS_D3
SP6	SD_D2	MS_CLK
SP7	SD_WP	MS_BS

Share Pin
SD / MMC







KEYBOARD Con.




KEYBOARD PULL-UP




KB LIGHT CONN





Touch Pad Connector






FAN







For ICT review only








+VIN	26,38,39,40,42,43,44,45,46,47,48,49,50
+3VSS	10,12,14,16,26,33,37,42,46,47,48,51
+5VSS	10,26,28,30,42,43,44,45,46,47,48,49,50,51
+3VPCU	5,10,30,33,37,38,40
+5VPCU	28,40,46,51





+VIN	26,38,39,40,41,43,44,45,46,47,48,49,50
+5VS5	10,26,28,30,41,43,44,45,46,47,48,49,50,51
+1.2VSUS	2,6,10,17,18,48,51
DDR_VTT	17,18
+2.5VSUS	17,18











S1 Change




+3V	5,9,10,11,12,13,14,16,17,18,19,22,26,27,28,29,30,32,33,34,35,36,37,38,43,49
+5V	26,27,28,29,31,32,38,49
+3VS5	10,12,14,16,26,33,37,41,42,47,48,51
+5VS5	10,26,28,30,41,42,43,44,45,47,48,49,50,51
+3VSUS	38
+3VLANVCC	35
+5V_CAM	31
+3V_DEEP_SUS	9,10,12,13,14,16,18

 NB5	PROJECT : X1F			Rev 1A	
	Quanta Computer Inc.				
	Size Custom	Document Number			
	Load switch IC (AOZ1331D)				
	Date: Monday, November 30, 2015	Sheet 46	of 51		



SI Change



+VIN	26,38,39,40,41,42,43,44,45,46,48,49,50
+3VS5	10,12,14,16,26,33,37,41,42,46,48,51
+5VS5	10,26,28,30,41,42,43,44,45,46,48,49,50,51
+1.0V_DEEP_SUS	10,11,14,16,48
+1.8V_DEEP_SUS	
+1.8V	28,31
+VCCSTPLL	2,6,43

 NB5	PROJECT : X1F Quanta Computer Inc.			
	Size Custom	Document Number +1.0_DEEP_SUS		Rev 1A
	Date: Monday, November 30, 2015	Sheet	47 of 51	

Volume Segment


Vcc_STG: 0.04A

Vcc_IO: 5.5A


<= 10ms full load ready

Imax:5.5A

Imax:0.04A



Reserve for separating +1.0V and VCCIO






+0.95 +/- 5%
Continue:4A
Peak:5.5A
OCP minimum:8A

+1.0V	2,5,6,10,16,37
+3VS5	10,12,14,16,26,33,37,41,42,46,47,51
+5VS5	10,26,28,30,41,42,43,44,45,46,47,48,50,51
+VCCIO	3,6,16
+1.0V_DEEP_SUS	10,11,14,16,47
+1.2V_VCCPLL_OC	6
+1.2VSUS	2,6,10,17,18,42,51


 NB5	PROJECT : X1F Quanta Computer Inc.		
	Size Custom	Document Number +1.0V/+VCCSTPLL/+VCCIO	Rev 1A
	Date: Monday, November 30, 2015	Sheet 48 of 51	



49





	Ra	Rb	R1
DDR3 (1.5V)	AOZ2261QI-18	127K	28.7K
DDR3 (1.35V)	AOZ2261QI-18	113K	22K
GDDR5(1.35V)	AOZ2263QI-18	113K	22K





+VIN	26,38,39,40,41,42,43,44,45,46,47,48,49,50
+3VS5	10,12,14,16,26,33,37,41,42,46,47,48
+5VS5	10,26,28,30,41,42,43,44,45,46,47,48,49,50
+3V_GFX	19,20,21,22,23,49
+3V_AON	19,22,23,27
+1.2VSUS	2,6,10,17,18,42,48
+1.05V_GFX	19,20,21,23

PROJECT : X1Q
Quanta Computer Inc.

Size Custom	Document Number +3V/+1.05V_GFX(AOZ1331DI)	Rev 1A
Date: Monday, November 30, 2015 Sheet 51 of 51		

For ICT review only