

LCFC Confidential

G Project M/B Schematics Document


AMD FP4 Bristol Ridge and Stoney Ridge SOC with DDRVI

AMD R16M-M1-30

2015-06-06

REV:1.0

Security Classification		LC Future Center Secret Data		Title			
Issued Date	2013/08/15	Deciphered Date	2013/08/15	Cover Page			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev	
				Custom	CG516	1.0	
Date:				Tuesday, April 12, 2016		Sheet 1 of 51	



State	power plane	B+ (+20VSB) +3VL +5VLP	+5VALW +3VALW (+3VALW_APU) +1.8VALW +0.95VALW +0.775VALW	+1.2V (+VSYSMEM_APU)	+5VS +3VS +1.8VS +1.5VS +0.95VS +0.6VS +2.5VS +APU_CORE +APU_CORE_NB +APU_GFX +VGA_CORE +3VGS +1.8VGS +1.35VGS +0.95VGS
S0		0	0	0	0
S3		0	0	0	X
S5 S4/AC		0	0	X	X
S5 S4/ Battery only		0	X	X	X
S5 S4/AC & Battery don't exist		X	X	X	X

DRAM Config.	BOARD_ID0 API08	BOARD_ID1 AGPIO10	BOARD_ID2 AGPIO16 internal pull up 40K
	0: 14''	0: Dis	0: No KBL
	1: 15''	1: UMA	0: KBL


USB 2.0	USB 3.0	Port	ST Port device	BR Port device
EHCI0		0	RIGHT USB (2.0)	RIGHT USB (2.0)
		1	RIGHT USB (2.0)	N/A
		2	Blue Tooth	Blue Tooth
		3	Camera	Camera
xHCI	0	4	Card Reader USB 2.0 bus	Card Reader USB 2.0bus
	1	5	LEFT USB (3.0)	LEFT USB (3.0)
	2	6	N/A	RIGHT USB (3.0)
	3	7	N/A	N/A

	SOURCE	GPU	BATT	IT8586E	SODIMM	WLAN	Thermal Sensor	APU	Charger	PMIC	Vcore VR	GFxcore VR
EC_SMB_CK0 EC_SMB_DA0	IT886H +3VL	X	X		X	X	X	X	X	V	X	V +3VALW
EC_SMB_CK1 EC_SMB_DA1	IT886H +3VL	X	V		X	X	X	X	V	X	X	X
EC_SMB_CK2 EC_SMB_DA2	IT886H +3VS	V +3VS_VGA	X		X	X	V	V 1.8VS	X	X	X	X
EC_SMB_CK3 EC_SMB_DA3	IT886H +3VALW	X	X		X	X	X	X	X	X	V	X
APU_SCLK0 APU_SDAT0	APU +3VS	X	X	X	V	V	X		X	X	X	X

	Port	Device	
GPP	0	N/A	
	1	WLAN	
	2	LAN	
	3	N/A	
GFX	0	ST GPU	BR GPU
	1		
	2		
	3		
	4	N/A	
	5		
	6		
7			

Device	Address	Device	Address	Device	Address	Device	Address
PMIC	?	Battery	0X16	Thermal Sensor	1001_100xb(reserve)	Vcore VR	?
GFxcore VR	?	Charger	0001 0010 b	GPU	0x41(default)		
				APU SB-TSI	relate to F3x1E4[SbiAddr] or Address_Select_Pins_setting		

Device	Address
DDR4 SO-DIMM	?
WLAN	RSVD

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2013/08/15	Deciphered Date	2013/08/15	Notes List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number C6516	
Date:		Tuesday, April 12, 2016		Sheet 3 of 51		

BOM Structure	BTO Item
@	Not stuff
ME@	Connector
14@	For 14" part
15@	For 15" part
EMC@	EMC Part
EMC_NS@	EMC reserve Part
EMC_14@	EMC 14 part
EMC_15@	EMC 15 part
RF@	RF Part
RF_PXNS@	RF GPU reserve part
UMA@	UMA SKU ID part
PX@	Discrete GPU SKU part
EX0@	EX0 GPU Part
TOPAZ@	TOPAZ GPU Part
TPM@	TPM part
KBL@	keyboard backlight part
HDT@	HDT Debug part
BR@	Bristol Ridge Part
ST@	Stoney Ridge part
BRPX@	Bristol Ridge Discrete Part
S4GX4@	X76 SAMSUNG 2G
M4GX4@	X76 MICRON 2G
H4GX4@	X76 HYNIX 2G
S2G@	SAMSUNG 2G
M2G@	MICRON 2G
H2G@	HYNIX 2G
HDMI@	HDMI Logo

VRAM

WLAN


LAN

GPU

WLAN

LAN


GPU





Stoney Ridge not support GFX4-GFX7

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/15	Deciphered Date	2013/08/15	FP4 (PCIE I/F)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number
				CG516	
				Date:	Tuesday, April 12, 2016
				Sheet	4 of 51
				Rev 1.0	


Stoney Ridge not support ChannelA




Security Classification		LC Future Center Secret Data		Title		
Issued Date	2013/08/15	Deciphered Date	2013/08/15	FP4 (MEM)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number C6516	Rev 1.0
				Date:	Tuesday, April 12, 2016	Sheet 5 of 51



Security Classification	LC Future Center Secret Data			Title	
Issued Date	2013/08/15	Deciphered Date	2013/08/15	FP4 (GEVENT/GPIO/SD/AZ)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number C6516 Rev 1.0
				Date:	Tuesday, April 12, 2016
				Sheet	7 of 51





STRAP PINS

Signal	LFRAME_L	LPCCCLK1	LPCCCLK0	RTCCLK	SYS_RESET_L	AGPIO3	HVB_EN
Type	II	II	II	I	I	I	
PULL HIGH	SPI ROM Default	Internal CLK Gen Default	Boot Fail Timer Enabled	RTC Coin Battery is implemented Default	Normal Power Up &Reset Timing Default	Enhanced reset logic (for quicker S5 resume) Default	floating Disable HVB on FP4 platforms Default
PULL LOW	LPC ROM	Reserved	Boot Fail Timer Disabled Default	RTC Coin Battery is not implemented	Reserved	traditional reset logic	connected to VSS Enable HVB on FP4 platforms

Type I straps become valid immediately after capture with the rising edge of RSMRST_L,they are captured only once when power is first applied to the processor

Type II straps become valid after PWR_GOOD is asserted,straps are captured every time the systems powers up from the S5 state. A transition from S3 to S0 does not trigger capture.

Type II straps should be pulled up to S0 power rail to prevent leakage when the signal is connected to a device in S0 power domain.

If the LPC bus is connected to devices that are on S0 power rail, then a pull-up resistor to VDD_33 is implemented.

All Strap pins must be configured with either external pull-up or pull-down resistors.

Platforms that are designed for AOAC complaint are recommended to use the Alternate Reset by strapping this pin to ' 1' for Ø AGPIO3

Security Classification

LC Future Center Secret Data

Issued Date

2013/08/15

Deciphered Date

2013/08/15

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Title

FP4 (STRAPS)

Size

Document Number

C6516

Rev

1.0

Date:

Tuesday, April 12, 2016


Sheet

11




of

51







DDR3 SO-DIMM A



for MEM_MB_RST# overshoot issue



Layout Note: Place near JDDR1



follow CRB 1pcs 4.7uf + 1pcs 0.1uf


follow CRB 6pcs 0.1uf

+2.5V


1.2V

SPD Address = A2H


Security Classification		LC Future Center Secret Data		Title			
Issued Date	2013/08/15	Deciphered Date	2013/08/15	DDRIII SO-DIMM A			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							
Size		Document Number		C6516		Rev 1.0	
Custom							
Date:		Tuesday, April 12, 2016		Sheet 12 of 51			




ser Res change to 0201 from 0402



ser Res change to 0201 from 0402





ser Res change to 0201 from 0402




ser Res change to 0201 from 0402

2/22: change to K back for materil stock risk, and this change has conf i rt o A MD

CD163 change from K to J



Layout Note: Place near DRAM



Power-Up/Down Sequence

"Topaz" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/μ s.

It is recommended that the 3.3-V rail ramp up first.


The 3.3-V, 1.8-V, and 0.95-V rails must reach their ready state at least 10 μ s before VDDC, VDDCI, and VMEMIO start to ramp up.

The power rails that are shared with other components on the system should be gated for the dGPU so that when the dGPU is powered down (for example AMD PowerXpress idle state), all the power rails are removed from the dGPU. The gate circuits must meet the slew rate requirement (such as ≤ 50 mV/μ s)

For power down, reversing the ramp-up sequence is recommended.

VRAM ID config

Memory Type		VRAM ID PS_3[3:1]	PU resistor RV63	PD resistor RV70
128Mx16	NA	100	4.53K	4.99K
	NA	111	4.75K	NC
	NA	110	3.4K	10K
256Mx16	Hynix H5TC4G63CFR-N0C 4Gb 900(1G)	000	NC	4.75K
	Micron MT41J256M16LY-091G:N 4Gb 900(1G)	010	4.53K	2K
	Samsung K4W4G1646E-BC1A 4Gb 900(1G)	001	8.45K	2K






4 PCIE_CTX_C_GRX_P[7..0] PCIE_CTX_C_GRX_P[7..0]
4 PCIE_CTX_C_GRX_N[7..0] PCIE_CTX_C_GRX_N[7..0]

PCIE_CRX_GTX_P[7..0] PCIE_CRX_GTX_P[7..0] 4
PCIE_CRX_GTX_N[7..0] PCIE_CRX_GTX_N[7..0] 4


PCIE_CTX_C_GRX_P0 PCIE_CTX_C_GRX_N0	AF30 AE31	PCIE_RX0P PCIE_RX0N	PCIE_TX0P PCIE_TX0N	AH30 AG31	PCIE_CRX_C_GTX_P0 PCIE_CRX_C_GTX_N0	0.22U 0201 6.3V6-K 1 0.22U 0201 6.3V6-K 1	2 PX@ 2 PX@	CV1 CV2	PCIE_CRX_GTX_P0 PCIE_CRX_GTX_N0
PCIE_CTX_C_GRX_P1 PCIE_CTX_C_GRX_N1	AE29 AD28	PCIE_RX1P PCIE_RX1N	PCIE_TX1P PCIE_TX1N	AG29 AF28	PCIE_CRX_C_GTX_P1 PCIE_CRX_C_GTX_N1	0.22U 0201 6.3V6-K 1 0.22U 0201 6.3V6-K 1	2 PX@ 2 PX@	CV3 CV4	PCIE_CRX_GTX_P1 PCIE_CRX_GTX_N1
PCIE_CTX_C_GRX_P2 PCIE_CTX_C_GRX_N2	AD30 AC31	PCIE_RX2P PCIE_RX2N	PCIE_TX2P PCIE_TX2N	AF27 AF26	PCIE_CRX_C_GTX_P2 PCIE_CRX_C_GTX_N2	0.22U 0201 6.3V6-K 1 0.22U 0201 6.3V6-K 1	2 PX@ 2 PX@	CV5 CV6	PCIE_CRX_GTX_P2 PCIE_CRX_GTX_N2
PCIE_CTX_C_GRX_P3 PCIE_CTX_C_GRX_N3	AC29 AB28	PCIE_RX3P PCIE_RX3N	PCIE_TX3P PCIE_TX3N	AD27 AD26	PCIE_CRX_C_GTX_P3 PCIE_CRX_C_GTX_N3	0.22U 0201 6.3V6-K 1 0.22U 0201 6.3V6-K 1	2 PX@ 2 PX@	CV7 CV8	PCIE_CRX_GTX_P3 PCIE_CRX_GTX_N3
PCIE_CTX_C_GRX_P4 PCIE_CTX_C_GRX_N4	AB30 AA31	PCIE_RX4P PCIE_RX4N	PCIE_TX4P PCIE_TX4N	AC25 AB25	PCIE_CRX_C_GTX_P4 PCIE_CRX_C_GTX_N4	0.22U 0201 6.3V6-K 1 0.22U 0201 6.3V6-K 1	2 BRPX@ 2 BRPX@	CV17 CV9	PCIE_CRX_GTX_P4 PCIE_CRX_GTX_N4
PCIE_CTX_C_GRX_P5 PCIE_CTX_C_GRX_N5	AA29 Y28	PCIE_RX5P PCIE_RX5N	PCIE_TX5P PCIE_TX5N	Y23 Y24	PCIE_CRX_C_GTX_P5 PCIE_CRX_C_GTX_N5	0.22U 0201 6.3V6-K 1 0.22U 0201 6.3V6-K 1	2 BRPX@ 2 BRPX@	CV13 CV11	PCIE_CRX_GTX_P5 PCIE_CRX_GTX_N5
PCIE_CTX_C_GRX_P6 PCIE_CTX_C_GRX_N6	Y30 W31	PCIE_RX6P PCIE_RX6N	PCIE_TX6P PCIE_TX6N	AB27 AB26	PCIE_CRX_C_GTX_P6 PCIE_CRX_C_GTX_N6	0.22U 0201 6.3V6-K 1 0.22U 0201 6.3V6-K 1	2 BRPX@ 2 BRPX@	CV14 CV12	PCIE_CRX_GTX_P6 PCIE_CRX_GTX_N6
PCIE_CTX_C_GRX_P7 PCIE_CTX_C_GRX_N7	W29 V28	PCIE_RX7P PCIE_RX7N	PCIE_TX7P PCIE_TX7N	Y27 Y26	PCIE_CRX_C_GTX_P7 PCIE_CRX_C_GTX_N7	0.22U 0201 6.3V6-K 1 0.22U 0201 6.3V6-K 1	2 BRPX@ 2 BRPX@	CV10 CV20	PCIE_CRX_GTX_P7 PCIE_CRX_GTX_N7

with BOM strcture control, CV1--CV8 change to 0.22uf for CZ


change the GPU PN to AMD(EXO-S3 PRO), symbol check ok
11/4 change to PC sample SA000074V10




Security Classification	LC Future Center Secret Data			Title	ATI_JET-LE_PCIE	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	Size	Document	Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Custom	CG516	Rev 1.0
Date:	Tuesday, April 12, 2016	Sheet	15	of	51	



Security Classification	LC Future Center Secret Data			Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	ATI_JET-LE_TMDP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number CG516
				Date: Tuesday, April 12, 2016	Rev 1.0
				Sheet 17	of 51




SIC 216-0867-071 A0 FCBGA 631P GPU 12
EXO@





SIC 216-0867-071 A0 FCBGA 631P GPU 12
EXO@


Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	ATI_JET-LE_DP Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				Custom	CG516
				Date:	Tuesday, April 12, 2016
				Sheet	18 of 51
				Rev	1.0








Title		ATI_JET-LE_Power			
Size	Document	Number	Ref		
Custom		CG516			
Date:	Tuesday, April 12, 2016	ICFast	10	of	51




	FBA_MA[15..0]	20,22
	FBA_BA[2..0]	20,22
	FBA_DQS[3..0]	20
	FBA_DQM[3..0]	20
	FBA_DQS#[3..0]	20
	FBA_D[31..0]	20




Memory Partition A - Upper 32 bits




Security Classification		LC Future Center Secret Data		Title			
Issued Date	2013/08/08	Deciphered Date	2013/08/05	ATI_JET-LE_VRAM_B			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							
Size		Document Number		CG516		Rev 1.0	
Custom							
Date:		Tuesday, April 12, 2016		ISheet		22 of 51	


LCD POWER CIRCUIT




APU output enable Voh min is 1.8V-0.45V=1.35V





CMOS Camera




Need Short













B+ to +LEDVDD POWER




Security Classification	LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	eDP/CMOS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Document Number Custpm
				CG516
Date: Tuesday, April 12, 2016				Rev 1.0
Sheet 23 of 51				




Security Classification	LC Future Center Secret Data		Title		
Issued Date	2013/08/08	Deciphered Date	2013/08/05	StitchingCap	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	
				Document Number CG516	Rev 1.0
Date: Tuesday, April 12, 2016				Sheet 24 of 51	









CRT Connector





Security Classification		LC Future Center Secret Data		Title		
Issued Date	2013/08/08	Deciphered Date	2013/08/05	CRT		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number C6516	Rev 1.0
				Date:	Tuesday, April 12, 2016	Sheet 27 of 51

DL1/DL2
1'S PN:SC300003M00




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	LAN_Transformer	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				CG516	Rev 1.0
				Date:	Tuesday, April 12, 2016
				Sheet	29 of 51




REMOTE+/-_R, REMOTE1+/-, REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"

SMSC thermal sensor placed near DIMM







HW thermal sensor




over temperature threshold:
 $RSET=3*RTMH$
92+/-30C
Hysteresis temperature threshold.
 $RHYST=(RSET*RTML)/(3*RTML-RSET)$
56+/-30C

FAN Conn








Security Classification		LC Future Center Secret Data				Title			
Issued Date		2013/08/08		Deciphered Date		2013/08/05			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.									
Size		Document		Number		CG516		Rev	
Custom								1.0	
Date:		Tuesday, April 12, 2016				Sheet		30 of 51	

Mini-Express Card(WLAN/WiMAX)



Security Classification		LC Future Center Secret Data		Title			
Issued Date	2013/08/08	Deciphered Date	2013/08/05	NGFF WLAN			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document	Number	Rev 1.0
				Custom			
Date:				Tuesday, April 12, 2016	Sheet	31 of 51	C6516


Left Side USB3.0 Port X 1




Security Classification		LC Future Center Secret Data				Title			
Issued Date		2013/08/08		Deciphered Date		2013/08/05			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.									
Size		Document Number		Custom		CG516		Rev 1.0	
Date:		Tuesday, April 12, 2016				Sheet 32 of 51			



SATA HDD Conn.





FOR 14" SATA ODD Conn.



FOR 15" SATA ODD FFC Conn


SATA 15 ODD P/N pin assign is different from G SKL

+5VS to +5V_ODD







ODD DA???



Security Classification	LC Future Center Secret Data			Title	HDD/ODD CONN	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	Size		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number	CG516	Rev 1.0
				Date:	Tuesday, April 12, 2016	Sheet 34 of 51






ON/OFF switch




TP/B Connector



Right Side USB2.0 Port X 2 (USB/B)








USB I/O Connector for G, USB2.0*2




USB I/O Connector for Z, USB2.0*1+USB3.0*1

LED





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	KBD/PWR/IO/LED/TP Conn.	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED, REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT WRITTEN CONSENT OF LC FUTURE CENTER.					
Doc. Control	Document Number	Deciphered Date	2013/08/05	Rev. 1.0	
Date	2013/08/08	Sheet	37	of 63	




Load Switch
+5VALW To +5VS
+3VALW To +3VS

+3VS, C173 --> 5.78ms
+5VS, C176 --> 1.71ms




+1.8VALW to +1.8VS



AON6414AL
VDS=30V VGS=20V, ID=50A,
Rds=8mohm @ VGS=10V
VGS(th)=2.5V Max


+0.95VALW to +0.95VS



AON6414AL
VDS=30V VGS=20V, ID=50A,
Rds=8mohm @ VGS=10V
VGS(th)=2.5V Max


20VSB will change to 6V in DC mode, careful the Res divide voltage

+3VALW to +3VALW_APU












reserve to cut off APU 3VALW when clear CMOS

For DisCharge



Security Classification		LC Future Center Secret Data				Title			
Issued Date		2013/08/15		Deciphered Date		2013/08/15			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.									
Size		Document		Number		CG516		Rev 1.0	
Custm									
Date:		Tuesday, April 12, 2016				Sheet		38 of 51	






DRAM ID config


Memory Type		BOARD_ID3 AGPIO15 internal pull up 40K	BOARD_ID4 AGPIO13 internal pull up 40K	BOARD_ID5 AGPIO14 internal pull up 40K	BOARD_ID6 AGPIO9 internal pull Low 40K
512Mx16	Samsung K4A8G165WB-BCPB	1 RC257:stuff RC258:NC	0 RC265:NC RC264:stuff		
	Micron MT40A512M16HA-083E:A	0 RC257:NC RC258:stuff	1 RC265:stuff RC264:NC		

VRAM ID config



Memory Type		VRAM ID PS_3[3:1]	PU resistor RV63	PD resistor RV70
128Mx16	NA	100	4.53K	4.99K
	NA	111	4.75K	NC
	NA	110	3.4K	10K
256Mx16	Hynix H5TC4G63CFR-N0C 4Gb 900(1G)	000	NC	4.75K
	Micron MT41J256M16LY-091G:N 4Gb 900(1G)	010	4.53K	2K
	Samsung K4W4G1646E-BC1A 4Gb 900(1G)	001	8.45K	2K



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/15	Deciphered Date	2013/08/15	Power sequence Block	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document	Number	C6516		Rev
Custpm	1.0				
Date:	Tuesday, April 12, 2016		Sheet	41	of 81








Security Classification	LC Future Center Secret Data			Title	
Issued Date	2013/08/15	Deciphered Date	2013/08/15	Power Diagram	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size Custom	Document Number	C6516		Rev 1.0	
Date:	Tuesday, April 12, 2016	Sheet	42	of	51






Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/15	Deciphered Date	2013/08/15	DCIN / RTC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number
				CG516	
				Date: Tuesday, April 12, 2016	Sheet 43 of 51




Rev 1.0




Security Classification		LC Future Center Secret Data		Title		
Issued Date	2013/08/15	Deciphered Date	2013/08/15	BATTERY CONN/OTP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B	Document Number CG516	
				Date:	Tuesday, April 12, 2016	Sheet 44 of 51 Rev 1.0






7,19,49 PXS_PWREN



VFB=0.8V

PU802 PN change to SA00007RK00 (G971M)



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/15	Deciphered Date	2013/08/15	+VGA_CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				40	C6516
				Date:	Tuesday, April 15, 2016
				Sheet	49 of 51



PRE-PWRK METAL VID CODES

SVC	SVD	Boot Voltage
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V(Default)

