

Compal Confidential


EA50_HWS M/B Schematics Document Intel Shark Bay SV (Haswell+ Lynx point) Nvidia N15S-GT / N15V-GM

2014-05-27

REV:1.0

DAX	
Part Number	Description
DAZ17F00100	PCB Z5WAW LA-B702P LS-B161P/B162P

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title	Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Z5WAW M/B LA-B702	0.2
				Date: Tuesday, May 27, 2014	Sheet 1 of 56



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2013/12/26		Deciphered Date	
2013/12/26		2014/12/26		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
		Custom		Z5WAW M/B LA-B702	
Date:		Tuesday, May 27, 2014		Rev	
		Sheet		2 of 56	
				0.2	

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+0.675VS	+0.675VS power rail for DDR3L terminator	ON	OFF	OFF
+1.05VS	+1.05V power rail for CPU	ON	OFF	OFF
+1.05VSDGPU	+1.05VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.35V	+1.35V power rail for DDR3L	ON	ON	OFF
+1.5VSDGPU	+1.5VSDGPU power rail for GPU	ON	OFF	OFF
+1.5VS	+1.5V power rail for CPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VLP	B+ to +3VLP power rail for suspend power	ON	ON	ON
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+3VSDGPU	+3VS to +3VSDGPU power rail for GPU	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VS	+5VALW to +5VS power rail	ON	OFF	OFF
+RTCVCC	RTC power	ON	ON	ON
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.				

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X	On Board Thermal Sensor	0100 110x
		VGA Internal Thermal Sensor	0100 000x

EC SM Bus2 address

PCH SM Bus address

Device	Address
ChannelA DIMM0	1010 0000 JDIMM1
ChannelB DIMM1	1010 0010 JDIMM2

USB Port Table

USB 2.0	Port	3 External USB Port
EHCI1	0	USB Port(Left 3.0)
	1	USB Port(Right 2.0)
	2	USB Port(Right 2.0)
	3	Finger Printer
	4	Touch Screen
	5	USB/I2C Bridge
	6	WLAN
	7	Webcam
USB 3.0	Port	
XHCI	0	USB Port(Left 3.0)
	1	
	2	
	3	

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V				
Ra	100K +/- 1%				
Board ID	Rb	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max	EC AD
0	0	0 V	0 V	0 V	0x00-0x0B
1	12K +/- 1%	0.347 V	0.354 V	0.360 V	0x0C-0x1C
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1D-0x26
3	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x27-0x30
4	27K +/- 1%	0.691 V	0.702 V	0.713 V	0x31-0x3B
5	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3C-0x46
6	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x47-0x54
7	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55-0x64
8	75K +/- 1%	1.398 V	1.414 V	1.430 V	0x65-0x76
9	100K +/- 1%	1.634 V	1.650 V	1.667 V	0x77-0x87
10	130K +/- 1%	1.849 V	1.865 V	1.881 V	0x88-0x96
11	160K +/- 1%	2.015 V	2.031 V	2.046 V	0x97-0xA3
12	200K +/- 1%	2.185 V	2.200 V	2.215 V	0xA4-0xAD
13	240K +/- 1%	2.316 V	2.329 V	2.343 V	0xAE-0xB7
14	270K +/- 1%	2.395 V	2.408 V	2.421 V	0xB8-0xC0
15	330K +/- 1%	2.521 V	2.533 V	2.544 V	0xC1-0xC9
16	430K +/- 1%	2.667 V	2.677 V	2.687 V	0xCA-0xD3
17	560K +/- 1%	2.791 V	2.800 V	2.808 V	0xD4-0xDC
18	750K +/- 1%	2.905 V	2.912 V	2.919 V	0xDD-0xE6
19	NC	3.000 V	3.300 V		0xE7-0xFF

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	-
3	0.3
4	1.0
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure
Unpop	@
Connector	CONN@
EC 9022	9022@
EC 9012	9012@
UMA Component	UMAO@
GPU	VGA@
EDP panel	EDP@
eDP to LVDS	LVDS@
EMC Component	EMC@
EMC Reserve	XEMC@
DGPU_IDEN	VGM@, SGT@
VGM-820M;SGT-840M	
GC6 2.0	GC6@
non GC6	NGC6@
VRAM Selection	X76@
Digital MIC	1Dmic@/2Dmic@
USB/I2C BRI	TPBRI@
Touch Screen	TS@

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Z5WAW M/B LA-B702	0.2
				Date: Wednesday, May 28, 2014	Sheet 3 of 56

Haswell rPGA EDS
JCPU1A

<14>	DMI_CRX_PTX_N0	DMI_CRX_PTX_N0	D21	DMI_RXN_0
<14>	DMI_CRX_PTX_N1	DMI_CRX_PTX_N1	C21	DMI_RXN_1
<14>	DMI_CRX_PTX_N2	DMI_CRX_PTX_N2	B21	DMI_RXN_2
<14>	DMI_CRX_PTX_N3	DMI_CRX_PTX_N3	A21	DMI_RXN_3
<14>	DMI_CRX_PTX_P0	DMI_CRX_PTX_P0	D20	DMI_RXP_0
<14>	DMI_CRX_PTX_P1	DMI_CRX_PTX_P1	C20	DMI_RXP_1
<14>	DMI_CRX_PTX_P2	DMI_CRX_PTX_P2	B20	DMI_RXP_2
<14>	DMI_CRX_PTX_P3	DMI_CRX_PTX_P3	A20	DMI_RXP_3
<14>	DMI_CTX_PRX_N0	DMI_CTX_PRX_N0	D18	DMI_TXN_0
<14>	DMI_CTX_PRX_N1	DMI_CTX_PRX_N1	C17	DMI_TXN_1
<14>	DMI_CTX_PRX_N2	DMI_CTX_PRX_N2	B17	DMI_TXN_2
<14>	DMI_CTX_PRX_N3	DMI_CTX_PRX_N3	A17	DMI_TXN_3
<14>	DMI_CTX_PRX_P0	DMI_CTX_PRX_P0	D17	DMI_TXP_0
<14>	DMI_CTX_PRX_P1	DMI_CTX_PRX_P1	C18	DMI_TXP_1
<14>	DMI_CTX_PRX_P2	DMI_CTX_PRX_P2	B18	DMI_TXP_2
<14>	DMI_CTX_PRX_P3	DMI_CTX_PRX_P3	A18	DMI_TXP_3



FDI_CSYNCR
DISP_INT

INTEL_HASWELL_HASWELL
CONN@




1 OF 9


Note:

Trace width=12 mils ,Spacing=15mils
Max length= 400 mils.



Security Classification	Compal Secret Data			Title	
Issued Date	2013/12/26	Deciphered Date	2014/12/26	PROCESSOR(1/7) DMI,FDI,PEG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.2
Date: Tuesday, May 27, 2014				Sheet	4 of 56





HDMI D2
HDMI D1
HDMI D0
HDMI CLK

HDMI

<32> HDMI_TX2-
<32> HDMI_TX2+
<32> HDMI_TX1-
<32> HDMI_TX1+
<32> HDMI_TX0-
<32> HDMI_TX0+
<32> HDMI_CLK-
<32> HDMI_CLK+

HDMI_TX2- 0.1U 0402 16V7K 1
HDMI_TX2+ 0.1U 0402 16V7K 1
HDMI_TX1- 0.1U 0402 16V7K 1
HDMI_TX1+ 0.1U 0402 16V7K 1
HDMI_TX0- 0.1U 0402 16V7K 1
HDMI_TX0+ 0.1U 0402 16V7K 1
HDMI_CLK- 0.1U 0402 16V7K 1
HDMI_CLK+ 0.1U 0402 16V7K 1

2 C410 CPU DP2 N0 T28
2 C400 CPU DP2 P0 U28
2 C395 CPU DP2 N1 T30
2 C409 CPU DP2 P1 U30
2 C408 CPU DP2 N2 U29
2 C406 CPU DP2 P2 V29
2 C412 CPU DP2 N3 U31
2 C411 CPU DP2 P3 V31

Haswell iPGA EDS

JCPU1H

DDIB_TXBN_0
DDIB_TXBP_0
DDIB_TXBN_1
DDIB_TXBP_1
DDIB_TXBN_2
DDIB_TXBP_2
DDIB_TXBN_3
DDIB_TXBP_3

EDP_AUXN
EDP_AUXP
EDP_HPDI
EDP_RCOMP
EDP_DISP_UT IL


EDP_TXN_0
EDP_TXP_0
EDP_TXN_1
EDP_TXP_1
FDI_TXN_0
FDI_TXP_0
FDI_TXN_1
FDI_TXP_1

DDI

CONN@


INTEL_HASWELL_HASWELL 8 OF 9

COMPENSATION PU FOR eDP



Note:
Trace width=20 mils ,Spacing=25mil,
Max length=100 mils.

HPD INVERSION FOR EDP




HPD is a active high signal from device.
The HPD processor input is a low voltage
active signal.


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title	PROCESSOR(4/7) PM,XDP,CLK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Z5WAW M/B LA-B702
				Date	Tuesday, May 27, 2014
				Sheet	7 of 56
				Rev	0.2

A schematic diagram showing a 1k resistor labeled R62. The resistor is connected between a signal line labeled CFG2 and a ground symbol. The resistor value is specified as 1K_0402_1%. The ground symbol is labeled VGA@.

CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	* 0: Lane Reversed




```
CFG4      1 : Disabled; No Physical Display Port
           attached to Embedded Display Port
           * 0 : Enabled; An external Display Port device is
              connected to the Embedded Display Port
```





```
CFG[6:5] *11: (Default) x16 - Device 1 functions 1 and 2 disabled
          10: x8, x8 - Device 1 function 1 enabled ; function 2
             disabled
          01: Reserved - (Device 1 function 1 disabled ; function
             2 enabled)
          00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```


CFG7	* 1: (Default) PEG Train immediately following xxRESETB de assertion
	0: PEG Wait for BIOS for training



Security Classification		Compal Secret Data		Compal Electronics, Inc. PROCESSOR(5/7) RSVD.CFG	
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Customer	0.2
				Z5WAW M/B LA-B702 Date: Tuesday, May 27, 2014	Sheet 8 of 56





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title	PROCESSOR(7/7) VSS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Z5WAW M/B LA-B702
Date: Tuesday, May 27, 2014				Rev	0.2
Sheet 10 of 56					




DIMM_A STD H:8mm
<Address: 00>
SP07000N400


- <6> DDR_A_D[0..63]
- <6> DDR_A_DQ[0..7]
- <6> DDR_A_DQS[0..7]
- <6> DDR_A_MA[0..15]



Layout Note:
Place near DIMM






Layout Note:
Place near DIMM




SF000006R00
220U 6.3V OSCON
ESR 17mohm@100Khz







Security Classification		Compal Secret Data		Title	
Issued Date	2013/12/26	Deciphered Date	2014/12/26	DDR3L-SODIMM SLOT1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	25WAW M/B LA-B702
				Date	Tuesday, May 27, 2014
				Sheet	11 of 56




SF000006R00
220U 6.3V OSCON
ESR 17mohm@100Khz







Security Classification		Compal Secret Data		Compal Electronics, Inc. DDRIII-SODIMM SLOT2	
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title	DDR3-1600 256MB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number Z5AW M/B LA-B702
					Rev 0.2
Date:	Tuesday, May 27, 2014	Sheet	17 of 56		



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title	PCH (1/10) SATA,HDA,SPI, LPC, XDP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Z55AW M/B LA-B702	0.2
				Date	Tue Nov 27 2014	Sheet 13 of 54











Boot BIOS Strap (GPIO51)

BBS_BIT1	SATA_SLPD (BBS_BIT0)	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	* SPI




GPIO51 has internal pull up.




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2013/12/26		Deciphered Date		2014/12/26	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		P14-PCH (3/10)DP,CRT	
				Document Number		Z5WAW M/B LA-B702	
				Date		Tuesday, May 27, 2014	
				Sheet		15 of 56	
				Rev		0.2	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title	PCH (4/10) DMI,FDI,PM,
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.2
				Z5WAW M/B LA-B702	
Date:	Tuesday, May 27, 2014	Sheet	16	of	56



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title	PCH (5/10) LVDS,CRT,DP,HDMI		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Z5WAW M/B LA-B702		Rev 0.2
				Date: Tuesday, May 27, 2014	Sheet 17 of 56		





PCH Power Rail Table		
Voltage Rail	Voltage	S0 Iccmax Current (A)
VCC	1.05V	1.29 A
VCCIO	1.05V	3.629 A
VCCADAC1_5	1.5V	0.070 A
VCCADAC3_3	3.3V	0.0133 A
VCCCLK	1.05V	0.306 A
VCCCLK3_3	3.3V	0.055 A
VCCVRM	1.5V	0.179 A
VCC3_3	3.3V	0.133 A
VCCASW	1.05V	0.67 A
VCCSWHDA	3.3V	0.01 A
VCCSWPI	3.3V	0.022 A
VCCSW3_3	3.3V	0.261 A
VCCDSW3_3	3.3V	0.015 A
V_PROC_IO	1.05V	0.004 A




PCH Power Rail Table		
Voltage Rail	Voltage	50 Iccmax Current (A)
VCC	1.05V	1.29 A
VCCIO	1.05V	3.629 A
VCCADAC1_5	1.5V	0.070 A
VCCADAC3_3	3.3V	0.0133 A
VCCCLK	1.05V	0.306 A
VCCCLK_3	3.3V	0.055 A
VCCVRM	1.5V	0.179 A
VCC3_3	3.3V	0.133 A
VCCASW	1.05V	0.67 A
VCCSUSDA	3.3V	0.01 A
VCCSPI	3.3V	0.022 A
VCCSUS3_3	3.3V	0.261 A
VCCDSW3_3	3.3V	0.015 A
V_PROC_IO	1.05V	0.004 A

Security Classification		Compal Secret Data		Title	
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Compal Electronics, Inc.	
				PCH (9/10) PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	Rev
				Z5WAWM/B LA-B702	0.2
Date:		Tuesday, May 27, 2014		Sheet	21 of 56




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title	PCH (10/10) VSS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Z5WAW M/B LA-B702
				Date	Tuesday, May 27, 2014
				Sheet	22 of 56
				Rev	0.2

GPIO	I/O	USAGE
GPIO0	I	GC6_FB_EN
GPIO1	O	MEM_VDD_CTL
GPIO2	O	LCD_BL_PWM
GPIO3	O	LCD_VCC
GPIO4	O	LCD_BL_EN
GPIO5	O	3V3_MAIN_EN
GPIO6	I	GPU_EVENT#
GPIO7	O	3D Vision
GPIO8	I	SYS_PEX_RST_MON#
GPIO9	I/O	ALERT
GPIO10	O	MEM_VREF_CTL
GPIO11	O	PWM_VID
GPIO12	I	PWR_LEVEL
GPIO13	O	PSI
GPIO14	I	HPD_A
GPIO15	I	HPD_C
GPIO16		RESERVED
GPIO17	I	HPD_D
GPIO18	I	HPD_E
GPIO19	I	HPD_F or HPD_B
GPIO20		Reserved
GPIO21	O	GPU_PEX_RST_HOLD#
GPIO22		
GPIO23		
GPIO24		





VRAM Interface



NV 15x DG-06803-V03


GPU Package	Rail	Capacitor Type	Footprint	Population	Location
GB2B-64	FBx_PLL_AVDD and FB_DLL_AVDD Combined	0.1 µF	X7R	0402	2
		22 µF	X5R	0805	1
		Bead Type			
		30 Ω (ESR=0.010 Ω)	0603	1	Near GPU



NV 15x DG-06803-V03

GPU Package Type	Capacitor Type	Footprint		Population	Location	
GB2B-64 DDR3	0.1 µF	X7R	0402	2	2	Under GPU
	1 µF	X7R	0603	2	2	Under GPU
	4.7 µF	X6S	0603	2	2	Under GPU
	10 µF	X5R	0805	1	1	Hear GPU
	22 µF	X5R	0805	1	1	Hear GPU

GPU Package Type	Capacitor Type		Footprint	Population	Location
GB2B-64	1.0 μF	X6S	0402	1	Under GPU
	4.7 μF	X6S	0603	1	Near GPU
	10 μF	X5R	0805	1	Midway between GPU and Power Supply
	22 μF	X5R	0805	1	Midway between GPU and Power Supply





GPU Package	Rail	Capacitor Type	Footprint	Population	Location	
GB2B-64	3V3_MAIN	0.1µF	X6S	0402	2	Under GPU
GB4B-128		1 µF	X5R	0603	1	Hear GPU
GB3-256		4.7 µF	X5R	0603	1	Hear GPU
GB2B-64	3V3_AON	0.1µF	X6S	0402	1	Under GPU
GB4B-128		1 µF	X5R	0603	1	Hear GPU
GB3-256		4.7 µF	X5R	0603	1	Hear GPU

Capacitor Type		Footprint	Population	Location
0.1 μ F	X5R	0402	1	Near GPU
4.7 μ F	X5R	0603	2	Near GPU

Capacitor Type		Footprint	Population	Location
0.1 µF	X6S	0402	1	Under GPU
1.0 µF	X5R	0603	1	Hear GPU
4.7 µF	X5R	0805	1	Hear GPU

R2075
BLM18PG121SN1D_0603
VMA@
SM01000BW00

SM01000BW00 3000ma 120ohm@100mhz DCR 0.04



NV 15x DG-06803-V03

GPU Package Type	Capacitor Type		Footprint	Population	Location	Comments
GB2B-64	4.7 μ F	X6S	0603	10	10	Under GPU
	1 μ F	X6S	0402	4	4	Under GPU
	47 μ F	X5R	0805	1	1	Near GPU
	22 μ F	X5R	0805	1	1	Near GPU
	4.7 μ F	X5R	0805	5	5	Near GPU
	330 μ F	POS	7343	1	1	Near GPU ESR $\leq$ 6 m Ω

DA-06840-V03

Table 6. EDP-Peak

Products	VRM Type	GPU Core	FB Total	1.05V Total
		(A)	(A)	(A)
N155-GM	DDR3/L	48.11	4.23	0.91
N155-GT	DDR3/L	60.07	4.26	0.91

DA-06925-V05

Table 6. EDP-Peak at $T_j = 102^\circ\text{C}$

Power Supply Rail	N15V-GM-S
(V)	(A)
GPU Core Max	51.50
FB Total	4.25
PEXVDD	2.29

DA07075-V01




Table 7. EDP-Peak at $T_j = 102^\circ\text{C}$

Power Supply Rail	N15V-GL
(V)	(A)
GPU Core Max	28.26
FB Total	4.07
PEXVDD	1.82

Figure 1 illustrates the data flow in the proposed system. It shows five distinct data paths, each represented by a horizontal line with a trapezoidal shape in the middle. The paths are as follows:


- Path 1: Labeled "<24,29>" on the left, "DQSA[7..0]" in the middle, and "DQSA[7..0]" on the right.
- Path 2: Labeled "<24,29>" on the left, "DQSA#[7..0]" in the middle, and "DQSA#[7..0]" on the right.
- Path 3: Labeled "<24,29>" on the left, "DQMA[7..0]" in the middle, and "DQMA[7..0]" on the right.
- Path 4: Labeled "<24,29>" on the left, "MDA[63..0]" in the middle, and "MDA[63..0]" on the right.
- Path 5: Labeled "<24,29>" on the left, "CMDA[30..0]" in the middle, and "CMDA[30..0]" on the right.

F8	MDA15	Group1
H3	MDA9	





	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CS*	No Termination

VRAM DDR3 chips







Lower 32










Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE_L	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
	LOW	HIGH

	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CAS*	No Termination






LVDS Translator - RTD2132R





		MODE_CFG0(PIN30)	
		0	1
MODE_CFG1(PIN31)	0	X	EP MODE
	1	ROM ONLY MODE*	EEPROM MOD

EDP / LVDS conn.


LCD POWER CIRCUIT




LCD/ LED PANEL Conn.




eDP



Touch Screen





Camera




NEAR EDP CONNECTOR

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		eDP Connector	
2013/12/26		2014/12/26		Customer Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA		Customer		Z5WAW M/B LA-B702	
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date:		Tuesday, May 27, 2014	
				Sheet 31 of 56	



HDMI conn.




ZZZ1
HDMI ROYALTY
ROYALTY HDMI W/LOGO+HDCP
R00000003HM
45@



HDMI_CLK-	R368	1	XEMC@	2	0	0402	5%	HDMI_R_CLK-
HDMI_CLK+	R369	1	XEMC@	2	0	0402	5%	HDMI_R_CLK+
HDMI_TX0-	R370	1	XEMC@	2	0	0402	5%	HDMI_R_D0-
HDMI_TX0+	R371	1	XEMC@	2	0	0402	5%	HDMI_R_D0+
HDMI_TX1-	R372	1	XEMC@	2	0	0402	5%	HDMI_R_D1-
HDMI_TX1+	R373	1	XEMC@	2	0	0402	5%	HDMI_R_D1+
HDMI_TX2-	R374	1	XEMC@	2	0	0402	5%	HDMI_R_D2-
HDMI_TX2+	R375	1	XEMC@	2	0	0402	5%	HDMI_R_D2+











CRT conn.




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT Connector		
				Sheet	Document Number	Rev
				Z5WAW M/B LA-B702		0.2
				Date: Tuesday, May 27, 2014	Sheet	33 of 56



LAN-RTL8411B



	Protect cotact		Card contact
	Write protect (Lock)	Write Enable (Unlock)	
Card Uninsert	Open	Open	Open
Card insert	Open	Close	Close




Wireless LAN




CONFIDENTIAL

SATA HDD1 Conn.







SATA ODD Conn.




CONFIDENTIAL


USB3.0 (Port 0)




PWR/B





Finger Print /B for BA50





USB/B (USB Port 1, Port2)







To TP/B Conn.
Colay 6/8 pin





KB BackLight Conn. Reserve





```
NOTE :
Cypress pop : TPBRI@
MOSART pop : TPBRI@ , MOS@ (default flash type)
EC I2C pop : R128,R129,R132,RP19
USBTP pop : USBTP@, (Q87 or R132, R130 option)
```



LED




ON/OFF BTN

KB Conn.


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title	KB & TP & TPM Connector & LED
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	Rev
				Customer Number	0.2
				Z5WAW M/B LA-B702	
Date:		Tuesday, May 27, 2014		Sheet	40 of 56

HD Audio Codec




Security Classification		Compal Secret Data			Compal Electronics, Inc.		
Issued Date		2012/07/10	Deciphered Date	2014/12/26	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					HD Audio Codec ALC283		
					Size	Document Number	Rev
						Z5WAW M/B LA-B702	0.2
Date:		Tuesday, May 27, 2014		ISheet	41	of 56	


TPM Board for 2015




G-Sensor for BA50



Screw Hole







FAN1 Conn




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title	FAN & Screw Hole & G-Sensor
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.2
				Customer	Z5WAW M/B LA-B702
				Date	Tuesday, May 27, 2014
				Sheet	42 of 56

DC & VGA Interface


+3VALW to +3V_PCH Transfer




+3VS to +3VSDGPU_AON for GPU







+3VS to +3VSDGPU_MAIN for GC6-2.0




+1.05VS to +1.05VSDGPU



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2013/12/26	Deciphered Date	2014/12/26	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					DC Interface		
Customer		Document Number		Rev		0.2	
Z5WAW M/B LA-B702							
Date:		Tuesday, May 27, 2014		Sheet		43 of 56	




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev	0.1
				Date	Tuesday, May 27, 2014	Sheet 44 of 56




2013/10/02

Add for ENE9022 Battery Voltage drop detection. B+
Connect to ENE9022 pin64 AD1.


Battery is 3-cell design.
B+=9V



Protection for reverse input



SY8208B_V2.mdd
SY8208C_V2.mdd




Security Classification	Compal Secret Data			Compal Electronics, Inc. +3VALW/+5VALW		
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc. No.	Document Number	Rev
				Custom		0.1
Date:	Tuesday, May 27, 2014			Sheet	47	of 56

RT8207M_V1.mdd	For Single layer
RT8207M_V2.mdd	For Dual layer

Pin19 need pull separate from +1.5VP.
If you have +1.5V and +0.75V sequence question,
you can change from +1.5VP to +1.5VS.

0.75Volt +/- 5%
TDC 0.7A
Peak Current 1A



Mode	Level	+0.75VSP	VTTREF_1.5V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off

MOSFET: 3x3 DFN
H/S Rds(on): 27mohm(Typ), 34mohm(Max)
Idsm: 7.5A@Ta=25C, 5.5A@Ta=70C

L/S Rds(on): 9.9mohm(Typ), 13mohm(Max)
Idsm: 13.5A@Ta=25C, 11A@Ta=70C


Choke: 7x7x3
Rdc=8.3mohm(Typ), 10mohm(Max)

Switching Frequency: 285kHz
Ipeak=10A
Iocp~13A
OVP: 110%~120%
VFB=0.75V, Vout=1.515V
MOSFET footprint: SIS412DN


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title	+1.35VP/+0.675VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom		0.1
				Date:	Tuesday, May 27, 2014	Sheet 48 of 56

Module model information
SY8208D_V1.mdd

EN pin don't floating
If have pull down resistor at HW side, pls delete PR603




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title	+1.05VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.1
				Date	Tuesday, May 27, 2014
				Sheet	49 of 56



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				Custom
				Rev
				0.1
				Date: Tuesday, May 27, 2014
				Sheet 50 of 56

**Module design of ISL95812 VR
For 47W/37W processor**

PROG1(PR810) set 102K ohm to IccMAX 3 phase 84A/ 2 phase 56A
PROG2(PR805) set 49.9K ohm to Vboot 1.7V / 600KHz
PROG3(PR808) set 3.24K ohm to 12mV/us (2-ch CCM)



	IccTDC	IccMax	OCP	R_DC_LL
47W	TDC	Max Current in Turbo Mode		
	27A	33A	85A	102A
37W	21A	26A	55A	66A

Power Dissipation: H/S 1.0974W
L/S 0.4311W
with one L/S 1.586W




0.22UH 20% PCME064T-R22MS0R985 28A
DCR=0.98m ohm
SH000000Y00 7*7*4 600KHz

Module model information
ISL95812_V1A.mdd for IC portion
ISL95812_V1B.mdd for SW portion

**PWR Rule
需確認最新SPEC.
Modify 8/6.**

3 X 330u/9m(47W)
2 X 330u/9m(37W)
24 pcs 22uF and reserve 4 pcs
2013/08/16

2 X 330u/9m(47W)
26 pcs 22uF
2013/08/28



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size		Document Number	Rev
				Custom			0.1
				Date/	Tuesday, May 27, 2014	1	Sheet 52 of 56

Module model information:
RT8813A_V1A for IC module
RT8813A_V1B for SW module

$V_{boot} = V_{vref} * R_{ref2} / (R_{ref1} + R_{ref2} + R_{boot})$
 $R_t = R_{refadj} // (R_{boot} + R_{ref2})$
 $V_{min} = V_{vref} * [R_{ref2} / (R_{ref2} + R_{boot})] * [R_t / (R_{ref1} + R_t)]$
 $V_{max} = V_{vref} * R_{ref2} / [(R_{ref1} / R_{refadj}) + R_{boot} + R_{ref2}]$
 $V_{out} = V_{min} + N * V_{step}$
 $V_{step} = (V_{max} - V_{min}) / N_{max}$

PWM-VID Spec and component Values

PWM-VID Spec	Config A	Config B	Config C	Config D
Vmin	0.6V	0.6V	0.65V	0.9V
Vmax	1.2V	1.2V	1.15V	1.15V
Vboot	0.875V	0.9V	0.9V	1.028V
Voltage step	6.25mV	6.25mV	25mV	12.5mV
N of Voltage level	96	96	20	20
PWM Frequency	1.125	1.125	0.676	0.676
Rrefadj	PR1206 39K	20K	39K	27K
Rref1	PR1204 39K	20K	30K	7.5K
Rboot	PR1205 1.5K	2K	3K	0
Rref2=PR1209 +PR1212	PR1209 30K	18K	24K	6.2K
	PR1212 1.5K	0	3K	1.74K
C	PC1209 1.5nf	2.7nf	1.8nf	5.6nf

Current Limit threshold setting
Rocset= (valley * Rds(on) + 40 mV) / 10uA

$I_{ripple} = (19.0 - 9.0) * 0.9 / (304.89KHz * 0.36uF * 19) = 7.811A$

OCP=54A/2=27A per phase
Ivalley=27A-7.811A/2=23.1A



H-side MOS:AON6552 Rds(on): 5.6mohm@Vgs=10V 6.7mohm@Vgs=4.5V Id :20A@Ta=25 degC
L-side MOS:AON6554 Rds(on): 3.2mohm@Vgs=10V 3-3.8mohm@Vgs=4.5V Id :85A@Ta=25 degC

Choke: 0.36uH (Size:10*10*4)
Rdc=0.82mohm +-5%
Heat Rating Current=37A
Saturation Current=40A

C=3*330uF (9mohm)=990uF
Vripple=Iripple*ESR(min)=7.811A*3mohm=23.4mV


Different VGA Chip (different EDP-Peak Current) need select different solution

VGA Chip	N14P-GV	N14P-GV2	N14M-GS	N14M-LP	N14P-LP	N14P-GE	N14P-GS	N14P-GT	N15S-GT	N15V-GM
OpenVReg Configurations	Config B	Config B	Config B	Config B	Config B	Config B	Config B	Config B	Config B	Config D
Rated TDP Power at Tj=102C	18W	25W	18W	13W	18.9W	25W	25.6W	35.5W	18W	18.16W
Boosted GPU Total at Tj=102C	25W	32W	25W	20W	23W	N/A	30W	40W	25W	24.72W
EDP-Continuous at Tj=102C	24A	32A	26A	22A	25A	27A	38A	45A	31A	29.2A
EDP-Peak at Tj=102C	35A	55A	45A	35A	35A	40A	60A	75A	60A	44.3A
Istep max (Evaluation)	15A	27A	25A	20A	14A	12A	31.5A	35A		
OCP Setting Current	42A	66A	54A	42A	42A	48A	72A	90A	72A	54A
Rocset	8.96K	12.45K	10.7K	8.96K	8.96K	9.83K	8.3K	9.39K	13K	10.2K
Recommendation	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H2L	2phase 1H2L	2phase 1H1L	2phase 1H1L
Polymer Cap (330uF)	6mohm * 2	9mohm * 3	9mohm * 3	6mohm * 2	6mohm * 2	6mohm * 2	6mohm * 3 (L=0.22uH)	4.5mohm * 3 (L=0.15uH)		
Or OSCON (390uF)	10mohm * 3	10mohm * 3	10mohm * 3	10mohm * 3	10mohm * 3	10mohm * 3	NULL	NULL	GT@	GM@




Security Classification		Compal Secret Data		Title	
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Rev 0.1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Tuesday, May 27, 2014
				Sheet	54 of 56

+VGA_CORE Under VGA Core




+VGA_CORE



N15x
Under
4.7uF_0603_15pcs stuff 2
1uF_0402_8pcs stuff 2
Near
47uF_0805_0pcs
22uF_0805_14pcs stuff 7
4.7uF_0805_5pcs stuff 2

+VGA_CORE

Near VGA Core



N14x
Under
4.7uF_0603_10pcs
0.1uF_0402_4pcs
Near
47uF_0805_1pcs
22uF_0805_1pcs
4.7uF_0805_5pcs

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title	VGA_CORE CAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
Date:	Tuesday, May 27, 2014	Sheet	55	of	56

Item	Fixed Issue	Reason for change	PG#	Modify List	Date	Phase
1		Reduce 0 ohm count		Change PR510, PR602, PR607, PR809, PR816, PR820 to R-short	4/1	DVT
2	HW request	Change VRAM voltage to raise VRAM sequence	53	Change PR1006 to SD034240280	4/1	DVT
3		Improve CPU transient	51	Change PR818 to SD034976280	4/1	DVT
4		Reduce 0 ohm count		Change PR601, PR1001, PR1003, PR1008 to R-short	5/2	PVT
5		Component PN from M0 to 80	51	Change PC820 PN from SE0000006M0 to SE000000680	5/5	PVT
6		CPU low-side MOS selete	51	PQ804, PQ806, PQ808 from AON6414 change to AON6508	5/5	PVT
7		CPU TAT show VR thermal Alrt	51	change PR819 from 3.42K to 5.62K (active from 96'C to 106'C)	5/12	PVT
8		slewrate from ULV change to SV	51	PR808 from 16.9K to 3.24K (from 53mV/us to 12mV/us)	5/12	PVT
9		CPU low-side MOS selete	51	PQ804, PQ806, PQ808 from AON6508 change to AON6554	5/15	PVT MEMO
10		Thermal team change PH1 setting	45	PR216 from 16.9K to 26.1K (92'C active change to 85'C active)	5/15	PVT MEMO
12						
13						
14						
15						
16						
17						

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/12/26	Deciphered Date	2014/12/26	Title	PIR (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1	
Date: Tuesday, May 27, 2014				Sheet 56 of 56	