

Compal Confidential

Model Name : AIZY0
File Name : LA-B921PR10
BOM P/N:43xxxxxxxxx


Compal Confidential

AIZY0 M/B Schematics Document
Intel Broadwell Y Processor

2014-09-30
REV:1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/04/10	Deciphered Date	2017/04/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Size Custom	Document Number
				Date: Friday, October 17, 2014	Rev 1.0
				Sheet 1 of 36	

AIZY0 Intel Broadwell Y Block Diagram



Voltage Rails

power plane	B+	+5VALW	+1.35V	+5VS +3VS +1.5VS +1.05VS_VTT +CPU_CORE +0.675VS
State				
S0	0	0	0	0
S3	0	0	0	X
S5 S4/AC	0	0	X	X
S5 S4/ Battery only	X	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

STATE	SIGNAL	SLP_S0#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

BOM Structure Table

BTO Item	BOM Structure
Connector	ME@
76 LEVEL	X76@
UNPOP	@
CPU OPTION	CPU1@ ~ CPU8@
DRAM Option	H4G@ E4G@ S4G@ M4G1@ S8G@ E8G@ H8G@ M8G@ M4G2@
EMI POP	EMI@
ESD POP	ESD@
EMI UNPOP	@EMI@
ESD UNPOP	@ESD@
WLAN Support ISCT	ISCT@
WLAN No Support ISCT	NoISCT@

EC SM Bus1 address

Device	Address
Smart Battery	
Charger	
Home Key Button(TS)	8bit:0x60, 7bit:0x30

EC SM Bus2 address

Device	Address
Thermal Sensor NCT7718W	1001100x
Broadwell ULT SML1	

CPU SM Bus address

Device	Address
NA	

CPU SML0 Bus address

Device	Address
NA	

USB 2.0 Port Table

Port	3 External USB Port
0	USB 2.0 Port (I/O Board)
1	USB 3.0/2.0 Port (MB)
2	DCIN USB COMBO
3	Card Reader
4	Touch Screen
5	Camera
6	Mini Card (WLAN/BT)
7	Sensor Fusion

USB 3.0 Port Table

Port	
1	
2	USB 3.0 Port (MB)
3	
4	

PCIe Port Table

Port	Lane	
1		
2		
3		
4		NGFF WLAN
5	0	
	1	
	2	
	3	
6	0	
	1	
	2	
	3	


SATA Port Table

Port	
3	
2	
1	NGFF SSD(SATA)
0	


SMBUS Control Table

	HOST	Changer	BATT	NPCE288	CPU	HomeKey	Thermal sensor NCT7718W
EC_SMB_CK1	NPCE288	+3VLP	+3VLP	X	X	+3VALW	X
EC_SMB_DA1	NPCE288	X	X	X	X	X	X
EC_SMB_CK2	NPCE288	X	X	X	X	X	X
EC_SMB_DA2	NPCE288	X	X	X	X	X	X
SMBCLK	CPU	+3VALW	X	X	X	X	X
SMBDATA	CPU	+3VALW	X	X	X	X	X
SML0CLK	CPU	+3VALW	X	X	X	X	X
SML0DATA	CPU	+3VALW	X	X	X	X	X
SML1CLK	CPU	+3VS	X	X	X	X	X
SML1DATA	CPU	+3VS	X	X	X	X	X


HDMI Logo




CPU part



PCB part




DRAM




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/04/10	Deciphered Date	2017/04/10	Title	Note List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 1.0
				Date	Friday, October 17, 2014	Sheet 3 of 36

[13] DDR_A_D[0..63]
[13] DDR_A_MA[0..15]
[13] DDR_A_DQS[0..7]
[13] DDR_A_DQS[0..7]


[14] DDR_B_D[0..63]
[14] DDR_B_MA[0..15]
[14] DDR_B_DQS[0..7]
[14] DDR_B_DQS[0..7]




Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2014/04/10		Deciphered Date		2017/04/10			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			BDW MCP(2/9) DDRIII		
				Size		Document Number		Rev	
		Custom		LA-B921PR10		1.0			
Date:		Friday, October 17, 2014		Sheet		5		of 36	



10/8, CC5 change 15P to 18P for RTC timing



To enable the integrated voltage regulator for DCPSUS1, DCPSUS2, DCPSUS3 and DCPSUS4 this signal must be pulled to VCCRTC through a weak resistor (for example, 330 K Ω $\pm$ 5%). To disable the integrated voltage regulator, this signal must be pulled down through a weak resistor (for example, 330 K Ω $\pm$ 5%) and the DCPSUS rails must be powered externally.





[15] HDA_SDIN0

reserve Via

Closed MCP 1000 mils

EMI


- [15] HDA_RST_AUDIO#
- [15] HDA_BITCLK_AUDIO
- [15] HDA_SDOUT_AUDIO
- [15] HDA_SYNC_AUDIO



WLAN


- [19] CLK_PCIE_WLAN#
- [19] CLK_PCIE_WLAN
- [19,8] WLAN_CLKREQ#

RTC Battery




08/21, RC39 change to 806 ohm

Safety suggestion remove EE side, Keep PWR side




NGFF(SSD)



INTEL suggest when no use need PU, if this pin set GPI




SATA_COMP:
Trace width = 15 mils, Spacing = 12 mil,
Max length = 500 mils



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/04/10		Deciphered Date		2017/04/10		Title		BDW MCP(3/9) SATA,HDA,CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number	Rev	1.0		
						Custom	LA-B921PR10				
						Date:	Thursday, October 23, 2014	Sheet	6	of	36





SPI ROM FOR ME (8MByte)
ROM is Quad SPI




SML1 Bus BIOS set Native,
 it's OD pin


SML1 Bus :EC/Thermal Sensor

FootPrint :DMN6D0LDW-7_SOT363-6





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2014/04/10		Deciphered Date		2017/04/10		Title	
										BDW MCP(4/9) LPC,SPI,SMBUS	
										Document Number	
										LA-B921PR10	
										Date	
										Friday, October 17, 2014	
										Sheet	
										7 of 36	





+V1.05S AUSB3PLL

PCIE_RCOMP:
Trace width = 15 mils, Spacing = 15 mil,
Max length = 500 mils



Sensor


CAD note:

Route single-end 50-ohms and max 450-mils length.

Avoid routing next to clock pins or under stitching capacitors.

Recommended minimum spacing to other signal traces is 15 mils

For USB Port 0,1
For USB Port 2,3
For USB Port 4,5
For USB Port 6,7



Security Classification		Compal Secret Data		Compal Electronics, Inc. P09-BDW MCP(6/9) PCIE,USB	
Issued Date	2014/04/10	Deciphered Date	2017/04/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Document Number LA-B921PR10	
Date:	Friday, October 17, 2014		Sheet	9	of 36








Diagram illustrating the pull-up resistor (PU) for the VR_SVID_ALRT# signal. The signal line is connected to +1.05VS_VTT through a resistor labeled RC78, 75_0402_5%. The text "Place the PU resistors close to CPU" is shown above the resistor.






Diagram illustrating the connection of the pull-up resistor (PU) to the CPU. The resistor (RC80, 130_0402_5%) is connected between the +1.05VS_VTT supply and the H_CPU_SVIDDAT signal line. The text "Place the PU resistors close to CPU" is present.

VIDSOUT:
Requires a pull-up to VCCIO through a pull-up resistor of $110 \pm 5\%$ close to the processor,
and a pull-up to VCCIO through a pull-up resistor of $110 \pm 5\%$ close to Intel MVP 7.


VIDSCLK:
Required pull-up to VCCIO through $55 \pm 5\%$ close to Intel IMVP 7.

Security Classification		Compal Secret Data		Compal Electronics, Inc. P10-BDW MCP(7/9) Power	
Issued Date	2014/04/10	Deciphered Date	2017/04/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Document Number LA-B921PR10	
Date:	Friday, October 17, 2014		Sheet	10	of 36









Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date	2014/04/10	Deciphered Date	2017/04/10	Title	BDW MCP(9/9) RSVD, GND				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-B921PR10	Rev 1.0			
				Custom					
				Date: Friday, October 17, 2014			Sheet	12	of 36




[5] DOR_B_MAP[15] DOR_B_MAP[15]
 [5] DOR_B_DQSB[0..7] DOR_B_DQSB[0..7]
 [5] DOR_B_DQSB[7] DOR_B_DQSB[7]
 [5] DOR_B_DQSB[63] DOR_B_DQSB[63]





08/04, INTEL REQUEST






2nd G-sensor


Sensor Hub



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/07/24	Deciphered Date	2015/07/24	Title	Sensor Fusion
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				LA-B921PR10	
Date:		Friday, October 17, 2014		Sheet	16 of 36




NGFF for SSD(Key B)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/04/10	Deciphered Date	2017/04/10	Title	SSD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B921PR10
				Date:	Friday, October 17, 2014
				Sheet	18 of 36



USB 3.0 Conn.





NGFF for WLAN(Key E)




LCD POWER CIRCUIT




CMOS Camera



eDP PANEL/DMIC/COMS/SENSOR. Conn.



06/30, H1,H2,H3 footprint change to H_3P3











06/30, Delete H6

08/18, Add H12

08/18, H9 Change to H_4P0 from 2P3





Security Classification		Compal Secret Data	
Issued Date	2014/04/10	Deciphered Date	2017/04/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc.	
Size		eDP /DMIC/COMS/HOLE	
Customer		LA-B921PR10	
Date		Friday, October 17, 2014	
Sheet		20 of 36	




Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2014/04/10		Deciphered Date		2017/04/10		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								HDMI CONN					
								Document Number		LA-B921PR10		Rev	
								Date: Friday, October 17, 2014		Sheet 21 of 36		1.0	


Touch Panel




SD Board



DCIN-USB PWR SW



I/O Board




Security Classification		Compal Secret Data		Compal Electronics, Inc. IO BD/ SD BD/TOUCH/LED/LID		
Issued Date	2014/04/10	Deciphered Date	2017/04/10			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-B921PR10	1.0
Date: Thursday, October 23, 2014				16:00:23	of	26

Thermal Sensor


Keyboard

Close to U99





REMOTE1+/-:
Trace width/space:10/10 mil
Trace length:<8"

Close to DDR




ESD






PIN1	+3VALW
PIN2	CAP_LED
PIN3	KS17
PIN4	KS16
PIN5	KS15
PIN6	KS14
PIN7	KS13
PIN8	KS12
PIN9	KS11
PIN10	KS10
PIN11	KS015
PIN12	KS014
PIN13	KS013
PIN14	KS012
PIN15	KS011
PIN16	KS010
PIN17	KS09
PIN18	KS08
PIN19	KS07
PIN20	KS06
PIN21	KS05
PIN22	KS04
PIN23	KS03
PIN24	KS02
PIN25	KS01
PIN26	KS00

Click Pad




Security Classification	Compal Secret Data	Title	
Issued Date	2014/04/10	Deciphered Date	2017/04/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Compal Electronics, Inc. KB/TP/Thermal Sensor Size Custom Document Number LA-B921PR10 Date: Friday, October 17, 2014 Sheet 23 of 36	

+5VALW TO +5VS
+3VALW TO +3VS




Use for panel sequence

B+ dischager



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/04/10	Deciphered Date	2017/04/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC V TO VS INTERFACE		
				Size	Document Number	Rev
				Custm	LA-B921PR10	1.0
Date:	Friday, October 17, 2014	Sheet	24	of	36	




PH201 under CPU bottom side :
CPU thermal protection at 93 +/-3 degree C
Recovery at 56 +/-3 degree C

65W(UMA): 85W active W recovery

20120314
Change to +EC_VCCA from +3VLP


A/D



FOR CITPE ONLY

Security Classification		Compal Secret Data		Title	
Issued Date	2014/04/10	Deciphered Date	2017/04/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				YOGA Paganini	1.0
Date: Friday, October 17, 2014				Sheet 26 of 36	


Module model information
BQ24715_V2.mdd



Module model information

SYX196B_V4.mdd

EN1 and EN2 don't floating



Module model information

SYX196C_V4.mdd

Security Classification	Compal Secret Data		Title
Issued Date	2014/04/10	Deciphered Date	2017/04/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number
			YOGA Paganini
			Rev 1.0
			Date: Friday, October 17, 2014
			Sheet 28 of 36

Compal Electronics, Inc.


PWR-3VALW/5VALW

YOGA Paganini

Date: Friday, October 17, 2014


Sheet 28 of 36

RT8207M_V1.mdd	For Single layer
RT8207M_V2.mdd	For Dual layer



Module model information
SYX196D_V3.mdd


EN pin don't floating
If have pull down resistor at HW side, pls delete PR2



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/04/10	Deciphered Date	2017/04/10	Title PWR-1.05VS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number YOGA Paganini
				Date Friday, October 17, 2014	Sheet 30 of 36

Module model information

APL5930_V2.mdd



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/04/10	Deciphered Date	2017/04/10	Title	PWR-1.5VS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	YOGA Paganini	1.0
				Date:	Friday, October 17, 2014	Sheet 31 of 36

Module model information:
ISL95813_V1A for IC module
ISL95813_V1B for SW module

Base on BDW PDDG Rev_1.2

Location	4.5W	
	TDC 8A	
	MAX 18A	
	OCF 27A	
	Loadline=-2.0mV/A	Note
PR820	1.27K Ohm	OCF
PR816	909 Ohm	Droop
PC816	0.047uF	RC Match
PR803	73.2kOhm	PROG1
PR806	102kOhm	IMON
PC817	@	RC Filter

Dual MOS: AON6932A
Rds(on):
@Vgs=10V
Q1=4.1mohm
Q2=1.7mohm
@Vgs=4.5V
Q1=6.7mohm
Q2=2.4mohm

Choke: 0.22uH (Size:7*7*1.8)
Rdc=4.3m ohm +5%
Heat Rating Current=14A

+1.05VS_VTT Follow intel guideline

Note:
VR_SVID_ALRT# Pull high on HW side

[10] VR_SVID_DAT

[10] VR_SVID_ALRT#

[10] VR_SVID_CLK

[10] VR_ON

[10] VGATE

[17] IMON_CPU

Note:
VR_HOT# Pull high on HW side

[17] VR_HOT#

Over temperature protection:
OTP Setting: 100C active
Pin5 (NTC) voltage <0.88V, Protect
Pin5 (NTC) voltage >0.92V, recovery

[10] VCCSENSE

[12] VSSSENSE

Local sense put on HW site

Note:
PR803=73.2K
=>Icc(max)=18A
fsw=700KHz

Note:
PR512=124K
=>Slew rate=53mV/us
Vboot = 1.7V

RC Match

OCF Setting

CPU_B+

B+




Compal Electronics, Inc.

PWR-CPU CORE

LA-B921PR10

Date: Friday, October 17, 2014 Sheet 32 of 36



30 X 22uF 0805
 2012/10/23
 check the output cap Qty!!!
 2012/10/24
 23 pcs 22uF and reserve 7 pcs
 2013/01/14
 22uF*15; reserve 22uF*5

2013/09/6 22U_0603x17 + 22U_0805x2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/04/10	Deciphered Date	2017/04/10	Title	PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				YOGA Paganini	
				Date:	Friday, October 17, 2014
				Sheet	33 of 36
				Rev	1.0

Item	Reason for change	PAGE	Modify List	Date	Phase
------	-------------------	------	-------------	------	-------

FOR CITPE ONLY

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/04/10	Deciphered Date	2017/04/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-PIR	
				YOGA Paganini	
Date: Friday, October 17, 2014				Sheet 34 of 36	Rev 1.0

Version change list (P.I.R. List)

Page 1 of 1
for HW

Item	Reason for change	PG#	Modify List	Date	Phase	Verify
1	ME Request	P.20	H1,H2,H3 footprint change to H_3P3, Delete H6	2014-06-30	EVT-DVT	Pass
2	EMI request, for DCIN-USB port USB signal	P.22	Add L56(COM choke), R5223, R5224 to connect JDCIN1	2014-06-30	EVT-DVT	EA Pass
3	EMI request	P.15	CA32 replace to RA21, CA33 replace to RA24, CA34 replace to RA25	2014-06-30	EVT-DVT	Pass
4	EMI request	P.10	Reserve RC152 connect to JC1	2014-06-30	EVT-DVT	Pass
5	For fine tune I2C interface driving	P.8	RC130~RC133 change value to 2.2K ohm	2014-06-30	EVT-DVT	EA Pass
6	For ME Z-height limitation	P.19	C5274,C5275 replace to C5264	2014-06-30	EVT-DVT	EA Pass
7	For ME Z-height limitation	P.22	C5276,C5277 replace to C5267, C5273 change to mount	2014-06-30	EVT-DVT	EA Pass
8	For S5 power saving	P.24	U2301.4 change power rail from VL to +5VALW	2014-06-30	EVT-DVT	Pass
9	Reserve path for verify sensor function	P.22	Add 0 ohm R5226 to connect JI01.12 and U11.85	2014-07-01	EVT-DVT	Pass
10	Reserve path for verify sensor function	P.17	Add 0 ohm R5225 to connect U52.4 and U11.84	2014-07-01	EVT-DVT	Pass
11	Reserve path for verify BT function	P.19	Add PU R5227 to connect BT_DISABLE_R and +3VS	2014-07-01	EVT-DVT	Pass
12	Follow Intel design guide	layout	Voiding the GND plane underneath the SATA signals pad of JSSD1	2014-07-01	EVT-DVT	EA Pass
Item	Reason for change	PG#	Modify List	Date	Phase	Verify
1	Z-high impact for thermal plate	P.11	CC49(22U)(0603) change to 10U*2(CC49,CC100)(0402)	2014-08-13	DVT-PVT	Pass
2	Z-high impact for thermal plate	P.10	CC26, CC27, CC28, CC30 change to 0402 type	2014-08-13	DVT-PVT	Pass
3	Reserve for Intel request	P.13	ADD CD54, CD55, CD72, CD73 connect to +0.675VS	2014-08-13	DVT-PVT	
4	Reserve for Intel request	P.14 P.13 P.14	ADD CD56~CD71,CD74~CD87 connect to +1.35V	2014-08-13	DVT-PVT	
5	Reserve For EMI request	P.15	ADD CA35 connect to DMIC_CLK	2014-08-13	DVT-PVT	
6	solve plug in/out USB device auto shutdown issue	P.19 P.22	C5264 replace to C5274,C5275; C5267 replace to C5276,C5277	2014-08-13	DVT-PVT	Pass
7	For EMI/Audio request, solve audio noise issue	P.15	CA32, CA33, CA34 change to RA41, RA42, RA43	2014-08-13	DVT-PVT	Pass
8	ME request, for FFC 夾持力 issue	P.22	JSD1 connector change symbol 4pin to 6pin	2014-08-13	DVT-PVT	Pass
9	For DFB request	P.19	JWLAN1 change symbol	2014-08-13	DVT-PVT	Pass
10	Reserve For ESD request		Add C5274, CC101, CC102, CD88, PC328, PC329, PC330, PC428,PC429	2014-08-18	DVT-PVT	
11	For ME request	P.20	Fix hole H9 Change to H_4P0, Add H12	2014-08-18	DVT-PVT	
12	For ME request	layout	JEDP1 change location placement	2014-08-18	DVT-PVT	Pass
Item	Reason for change	PG#	Modify List	Date	Phase	Verify
1	ATE request reserve Test point to burn in MAC	P.17	Add T84,T85,T86	2014-09-25	PVT-SOVP	
2	For ME request	layout	JEDP1 change location placement(move down 2mm)	2014-09-25	PVT-SOVP	Verify on SOVP
3	Reserve DCIN USB power SW EC control path	P.22	Add R5228,R5229,R5230 to connect U2905, U11, PD103	2014-09-30	PVT-SOVP	
4	Reserve for ESD protect	P.25	Add DCIN_USB_EN connect to PD105	2014-09-30	PVT-SOVP	

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/04/10	Deciphered Date	2017/04/10	Title	HW PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom		1.0
				Date	Friday, October 17, 2014	Sheet 35 of 36

Paganini Power Sequence

