


Chocolate AMD Beema DIS/UMA (14.0"/15.6"/17.3")

01



PCB 10L STACK UP

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1 (HIGH)
LAYER 4 : IN2 (LOW)
LAYER 5 : SVCC
LAYER 6 : GND
LAYER 7 : IN3 (HIGH)
LAYER 1 : IN4 (HIGH)
LAYER 1 : GND
LAYER 1 : BOT

Power Source

BQ24728H
System Charge Power (+BATChg)
PAGE 31

RT7238B / RT7238C
System Power (+3VPCU/+5VPCU/
+3VS5/+5VS5)
PAGE 32

RT8231BGQW
System Memory Power (+1.35VSUS/
+0.65V_DDR_VTT)
PAGE 33

APW8824 / APW8824
Processor Power
(+0.95VS5/+1.5VS5)
PAGE 34

AOZ1267Q1-02 / RT8068AZQW
Processor Power
(+0.95V/+1.8VS5)
PAGE 35

ISL62771
Processor Power
(+VCC_CORE/+VDDNB_CORE)
PAGE 36 37

APL3523A * 3
Load switch
(+3V/+3VLAVCC/+5V/+3VSUS/+1.5V/+1.8V)
PAGE 38





RT8899AGQW
DGPU Power
(+VGA_CORE/+1.35V_VGA)
PAGE 38 40

RT8068A / APL3523A
DGPU Power
(+0.95V_VGA/+1.8V_VGA/+3V_VGA)
PAGE 41




PROJECT : X22
Quanta Computer Inc.

Size	Document Number	Rev
NB5/RD3	Block Diagram	1A
Date: Tuesday, November 18, 2014 Sheet 1 of 41		




HDT+ Connector for Debug only




Please add HDT+ CONN in inner document on DB stage.


Thermal Sensor



IO Thermal Protect




Serial VID









VFIX MODE VID Override table (VDD)

SVC	SVD	Boot Voltage
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V



The schematic diagram illustrates the power supply section of the board. It shows a +3V supply connected to a network of resistors (R187, R184, R421) and capacitors (J2, J1) to provide power to the DDR3 SMBUS & LVDS Converter. The +3V5 supply is connected to a network of resistors (R421) and capacitors (J2, J1) to provide power to the SYS_RST# internal PH 40K.



BOARD ID SETTING


Board ID [0]	Definition
0	UMA
1	DIS

Board ID [2:1]	Definition
00	14"
01	15"
10	17"

Board ID [4:3]	Definition
00	Pavilion
01	Reserve
10	Reserve

Board ID [5]	Definition
0	Beema
1	Carrizo-L

Board ID [7:6]	Definition
000	Reserve




PROJECT : Y2x
Quanta Computer Inc.

Size	Document Number	Rev
	SATA/CLK (4/6)	1A
Date: Tuesday, November 18, 2014	Sheet 5 of 41	




STRAPS PINS

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.



SYS_PWRGD



REQUIRED STRAPS

	LPC_CLK0	LPC_CLK1	LFRAME#	GEVENT2#
PULL HIGH	BOOT FAIL TIMER ENABLED	CLKGEN ENABLED DEFAULT	SPI ROM DEFAULT	1.8V SPI ROM
PULL LOW	BOOT FAIL TIMER DISABLED DEFAULT	CLKGEN DISABLED	LPC ROM	3.3V SPI ROM DEFAULT



PROJECT : Y2x
Quanta Computer Inc.

Size	Document Number	Rev
	STRAP (6/6)	1A
Date: Tuesday, November 18, 2014	Sheet 7 of 41	

For EA



PROJECT : Y71
Quanta Computer Inc.

Size B	Document Number Reserved	Rev 1A
Date: Tuesday, November 18, 2014		
Sheet 8 of 41		

For EA



PROJECT : Y71
Quanta Computer Inc.




Size B	Document Number Reserved	Rev 1A
Date: Tuesday, November 18, 2014		

For EA





PROJECT : Y71
Quanta Computer Inc.


Size B	Document Number Reserved	Rev 1A
Date: Tuesday, November 18, 2014		
Sheet 10 of 41		





Platform	Type	P/N
Carrizo	Gen 3	CH4222K9B04
Carrizo-L	Gen 1/Gen 2	CH4102K1B03



 NB5/RD3 Tuesday, November 18, 2014	PROJECT : X22 Quanta Computer Inc.		Rev 1A
	Size Document Number MESO_S3 PCI/DP power	Sheet 13 of 43	



PS_3[3:1]	Vendor	Type	Vendor P/N	PU	PD
000	Hynix	256Mx16 *4, 900MHz	H5YD4683LFR-N0C	NC	4.75K
001	Samsung	256Mx16 *4, 900MHz	K4W461640E-BC1A	8.45K	2K
010	Micron	256Mx16 *4, 900MHz	MT41J256M16HA-093E	4.53K	2K
011					
100					
101					



CONFIGURATION STRAPS-- SEE EACH DATABOOK FOR STRAP DETAILS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1 = INSTALL 3K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE



STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	x
RSVD	GPIO2	RESERVED	0
RSVD	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS (Removed on Seymour/Whistler)	0
RSVD	H2SYNC	RESERVED	0
AUD[1] AUD[0]	HSYNC VSYNC	SEE DATABOOK FOR DETAIL SEE DATABOOK FOR DETAIL	0 0
RSVD	GENERICC	RESERVED	0

NOTE1: AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET.

GPIO21 H2SYNC GENERICC GPIO8 GPIO2


POWER UP / POWER DOWN SEQUENCE




NB5/RD3

PROJECT : X22
Quanta Computer Inc.


Size	Document Number	Rev
	MESO_S3_GND/LVDS/Strap	1A
Date:	Tuesday, November 18, 2014	Sheet 15 of 43






support 16bit
VRAM (64M X 16)

U4000C





FOR EA






NBS/RD3

PROJECT : X22
Quanta Computer Inc.

Size Custom	Document Number MESO S3 VRAM(DDR3 BGA96P)	Rev 1A
Date: Tuesday, November 18, 2014 Sheet 19 of 43		












Pine 15/17: keep 20 Mile Trace
Pine 18: keep 80 Mile Trace





Note.
14" & 15" only eDP panel.
17" have both LVDS & eDP panel.

LVDS CONN.


Note.
14" & 15" only eDP panel.
17" have both LVDS & eDP panel.









Holes




GPU HOLES




APU HOLES





Metal ESD



EMI



Place on +VIN path



11/17 EMI request



PROJECT : Y2x
Quanta Computer Inc.

Size B	Document Number	Rev 1A
	Holes / EMI	
Date: Tuesday, November 18, 2014	Sheet 25 of 41	

For EA




NB5/RD3

PROJECT : Y2x
Quanta Computer Inc.


Size B	Document Number Reserved	Rev 1A
Date: Tuesday, November 18, 2014		
Sheet	26 of	41

Power But t on Connect or (Momet o DB)


CPU FAN




LED




SATA HDD CONN (Cable type)




KB LIGHT CONN





Touch Pad






14" SATA ODD CONN




15" & 17" SATA ODD CONN







Accelerometer Sensor








Touch screen





TPM (2.0)





 NB5/RD3	PROJECT : Y2x Quanta Computer Inc.			Rev 1A
	Size Custom	Document Number		
		EC KB9028QF		
Date: Tuesday, November 18, 2014		Sheet	30 of	41






+3.3 Volt +/- 5%
TDC:8A
EDP:9A

+3VS5 4,5,6,7,29,30,34,38,39,41
+5VS5 23,28,33,35,36,38,39,41

Reserve




+5 Volt +/- 5%
TDC:8A
EDP:9A


Reserve for USB Charge

USB Charge support	Ra	Rb
(No support)	Stuff	NA
(Support)	NA	Stuff

Do Not add test pad on VCC & LDO pin




 +1.35VSUS 2,6,11,12,25




S5_ON

APU_S5_ON


FOR EA











$$V_{out1} = (1 + R1/R2) * 0.8$$

1.8VS5 +/- 3%
TDC: 3A
EDP: 4A




$$V_0 = 0.6 * (R_1 + R_2) / R_2$$





FOR EA

+MVDDQ Volt +/- 5%
Countinue current:6A
OCP_TDC=12.6A
OCP_SPIKE=18A(1ms)
Vboot=0.9V
LL=0 V/A
external offset=0.45V



VID Override table (VDD)



SVC	SVD	Boot Voltage
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V

Vset1	109.5mV
Delta Vset1	309.9mV
Vset2	121.8mV
Delta Vset2	18.7mV



PROJECT : Y21A
Quanta Computer Inc.

Size Custom	Document Number Vcore(RT8899A)	Rev 1A
Date: Tuesday, November 18, 2014		Sheet 39 of 41



+3V_VGA 13.14.16.38
 +1.0V_VGA 13.16.38
 +1.8V_VGA 13.14.16.38.39