


Tiguan1.0_AMD Comal DIS/UMA (15.6") Ultra/Slim 01



PCB 6L STACK UP

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SVCC
LAYER 6 : BOT

Power Source

BQ24728
System Charge Power (+BATCHG)

G5934RZ1U
System Discharge Power
(+1.5V/+3V/+5V)
(+3VSUSV/+3VLAVCC/+1.1V)

Richtek RT8223PZ
System Power (+3VPCU/+5VPCU/
+3VS5/+5VS5)

SL6277/RT8228AZ/AP3407A/ISL6208BCRZ
Processor Power (+VCC_CORE/
+1.2V/+2.5V/+VDDNB_CORE)

Richtek RT8207L
System Memory Power (+1.5VSUS/
+0.75V_DDR_VTT)

Richtek RT8228AZ
PCH Power (+1.1VS5)


RT8152E/G5193/G5193R41U/NB650
DGPU Power (+VGA_CORE/+1.0V_VGA/+3V_VGA/
+1.5V_VGA/+1.8V_VGA/+VDDCI)





PROJECT : U56
Quanta Computer Inc.

Size A3	Document Number Block Diagram	Rev 1A
Date: Thursday, August 09, 2012	Sheet	1 of 39

1A






DP2 output to
HDMI connector

note --HDMI P&N can not swap


Note: CLK_APU_HCLKP/N is 100MHZ SSC

Note: CLK_DP_NSSCP/N is 100MHZ non-SSC





TRINITY-A8-SERIES BGA813

Thermal





4/19 For Comal,
close to APU.




over 120 degree C= Low


When 100K-NTC 100 C=6.164K
Thermal Trip = 120 C



2 HDT




DMAACTIVE_L controls entry and exit from the sleep and power states



PROJECT : U56
Quanta Computer Inc.

Size	Document Number Llano Display/Misc	Rev 1A
Date:	Tuesday, August 07, 2012	Sheet 4 of 39











PLACE ALL THE DECOUPLING CAPS ON
THIS SHEET CLOSE TO SB AS POSSIBLE.



STRAPS PINS

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.




REQUIRED STRAPS

		PCI_CLK1		PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	CLK_RTC
PULL HIGH	-----	ALLOW PCIE Gen2 DEFAULT	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE	AMD internal EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM DEFAULT	S5 PLUS MODE ENABLED
PULL LOW	-----	FORCE PCIE Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM	S5 PLUS MODE DISABLED DEFAULT


DEBUG STRAPS


FCH has 15K Internal Pull Up for PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT



FCH PWRGD





SCA_SCL pull high => EEPROM mode
SCA_SDA pull low => EEPROM Free mode

Address=0xA8




EE PROM R3054, R3056
EC OPTION R3055, R3057



Place these Caps near So-Dimm0.



Reserved for AMD suggest




PROJECT : U56
Quanta Computer Inc.

Size Custom	Document Number System Memory 1/2 (5.2H)	Rev 1A
Date: Wednesday, August 08, 2012	Sheet 12 of 39	






















1






GPIO30 GPIO12 GPIO16 GPIO20 GPIO15 Thames XT

PWRCTL4	PWRCTL3	PWRCTL2	PWRCTL1	PWRCTL0	V-CORE
0	0	0	0	0	1.0V
0	0	0	0	1	0.9V
0	0	0	1	0	0.875V
0	0	0	1	1	0.85V
0	0	0	1	0	0.8V
0	0	1	0	1	0.75V



Thermal Solution(Close to GPU)



Main:AL000781039 G781-1P8(9Ah)
2nd:AL001412005 EMC1412-2-ACZL-TR(9Ah)

MLPS Implementation

- Connect GPIO_28 to 10K pulldown to enable MLPS
- If any of PS_0/1/2/3 is not used, leave "no connect"
- R, pu, R, pd and C must be properly populated per tables below
- Place MLPS circuit components as close to the ASIC as possible
- Total DC resistance of trace between C and ground should be less than 2 ohms
- Trace capacitance should be less than 100pF. Resistors should be of +/-1% tolerance

Capacitor Lookup Table

C (nF)	Bits(5,4)
680	00
82	01
10	10
NC	11

Resistor Divider Lookup Table

R _{pu} (Ohm)	R _{pd} (Ohm)	Bits(3,2,1)
NC	4750	000
8450	2000	001
4530	2000	010
6080	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

Pin/Bit	Name	Description	Default	Legacy
PS_0[3:1]	romidfg[2:0]	Memory aperture size or ROM type select: If bios_rom_en = 0, romidfg[2:0] define memory aperture size If bios_rom_en = 1, romidfg[2:0] define ROM type	xxx	gpio_13 gpio_11
PS_0[4]	n/a	Reserved		genk_vsync
PS_1[1]	bif_gen3_en_a	PCIe Gen3 capability: 1=Gen3 supported, 0=Gen3 not supported	x	gpio_2
PS_1[2]	bif_clk_pm_en	PCIe CLK PM capability: 1 = CLKREQ# supported	x	gpio_8
PS_1[3]	n/a	Reserved		genk_clk
PS_1[4]	tx_pwr_enb	PCIe Tx power savings: 0=50% swing, 1=full swing	x	gpio_0
PS_1[5]	tx_deemph_en	PCIe Tx de-emphasis: 1=Tx de-emphasis enabled	x	gpio_1
PS_1[1]	n/a	Reserved		n/a
PS_2[2]	n/a	Reserved		n/a
PS_2[3]	bios_rom_en	Enable external BIOS ROM: 1=External ROM connected	x	gpio_22
PS_2[4]	vga_dis	VGA disable: 1=Disable this GPU as the system's VGA controller	0	gpio_9
PS_2[5]	n/a	Reserved		n/a
PS_3[1]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[2]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[3]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[5]	aud_port_cp[2]	>bit field indicating number of audio-capable display outputs	xxx	n/a
PS_3[4]	aud_port_cp[1]			
PS_3[5]	aud_port_cp[0]			

PS_3[3:1]	Vendor	Type	Vendor P/N	R68	R76
000	Hynix- D (V8GA)	128Mx16 *4, 900Mhz	H5TQ1G63DFR-11C	NC	4.75K
001	Micron- G die	128Mx16 *4, 900Mhz	MT41J64M16J7-107G:G	8.45K	2K
010	Samsung- G die	128Mx16 *4, 900Mhz	IK4W1G16460-BC11	4.53K	2K


BITS => BIT0


PS0 => 11001

PS1 => 01000


PS2 => 00000

PS3 => 11000





Power Up/Down Sequence



Memory Aperture size

GPIO9		GPIO13	GPIO12	GPIO11
BIOSROM		ROMIDCFG2	ROMIDCFG1	ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.

CONFIGURATION STRAPS-- SEE EACH DATABOOK FOR STRAP DETAILS


ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X
RSVD	GPIO2	RESERVED	0
RSVD	GPIO8	RESERVED	0
BIF_VGA DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS (Removed on Seymour/Whistler)	0
RSVD	H2SYNC	RESERVED	0
AUD[1]	HSYNC	SEE DATABOOK FOR DETAIL	0
AUD[0]	VSNC	SEE DATABOOK FOR DETAIL	0
RSVD	GENERICC	RESERVED	0

NOTE1: AMD RESERVED CONFIGURATION STRAPS


ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET.


GPIO21 H2SYNC GENERICC GPIO8 GPIO2




PROJECT : U56
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
	Mars S3 GND / LVDS/ Straps	
Date: Tuesday, August 07, 2012	Sheet 16 of 39	















For EMI $\theta \sim 22 \text{ ohm}$ 

Green Clk [24] LAN_XTAL25_IN R315 510F_4 XTAL2







Change to 0603 size for EMI request



CARD READER
SD / MMC




Stitching
Cap(each 1"
place one
cap)
EMI/ESD






KEYBOARD Con.

23







KEYBOARD PULL-UP




6/21/2012 for EMI

USB 2.0/3.0 Combo





Accelerometer Sensor



[20,22,29,30,31,32,33,35,36,37,38] +5VS5
[4,7,24,25,26,27,28,29] +3VPCU


PROJECT : U56		
Quanta Computer Inc.		
Size Custom	Document Number	Rev 1A
NB5		
USB 3.0/KB/Green CLK		
Date: Thursday, August 09, 2012	Sheet 23 of 39	

Mini Card WLAN/BT(Optional)




Local Thermal Sensor


DDR3 Thermal Sensor



Green CLK Circuitry




Touch screen




Power Button Connector


Pin1 : +3VPCU(LIDSWITCH PWR)
Pin2 : POWER LED
Pin3 : LIDSWITCH
Pin4 : GND
Pin5 : GND
Pin6 : POWERON#



CPU FAN





LED Status




SATA HDD Connector(Cable type)


Bypass CAP close conn




Mini PCI-E Card 2- Full size mSATA






+VIN Cap





4M SPI EC ROM



Adapter select




+3VPCU — R240 — 10K/F 4 — GPIO42 — R241 — 10K/F 4 —

Hi ==> DIS/SG
Low ==>UMA





Platform model	GPIO42	adapter
SG/DIS	High	90W
UMA	Low	65W

 NB5	PROJECT : U56 Quanta Computer Inc.		
	Size Custom	Document Number EC (KB3926)/ROM	Rev 1A
Date: Thursday, August 09, 2012		Sheet 26 of 39	

LVDS Conn.




HDMI Conn.






+5V +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A



+3.3 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A




[25,27,28,30,31,32,33,34,35,37,38] +VIN
 [6,8,9,10,22,23,24,26,31,33,34,38] +3VSS
 [20,22,23,30,31,32,33,35,36,37,38] +5VSS
 [4,7,23,24,25,26,27,28] +3VPCU

	PROJECT : U56 Quanta Computer Inc.		
	Size Custom	Document Number 3/5VSS (RT8223P)	Rev 1A
	Date: Tuesday, August 07, 2012	Sheet 29	of 39








VGA Core



$$V_0 = 0.827 * (R_1 + R_2) / R_2$$

R1 Value	P/N	1.0V_VGA
2.15K	CS22152FB07	1.0V
1.54K	CS21542FB00	0.95V





VDDCI_GPIO1	VDDCI_GPIO0	+VDDCI
X	0	1.0V
X	1	0.9V
X	X	X
X	X	X



