


16924 Woody/Buzz_UMA KBL
Schematics Document


DY : None Installed
UMA: UMA only installed
DIS: DISCRTE OPTIMUS installed

Count		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Cover Page		
Size	Document Number	Rev
A3	Woody/Buzz KBL	-2
Date:	Tuesday, July 25, 2017	Sheet 1 of 106













Project Code:13" 4PD0CR010001
15" 4PD0CS010001

PCB No : 16924
Revision : -2



Intel CPU
Kabylake R U
15W






10 USB 2.0/1.1 ports
6 USB 3.0 ports
High Definition Audio
3 SATA ports
6 PCIe ports
LPC I/F
ACPI 5.0
ITPM



CHARGER BQ24780S 44	
INPUTS	OUTPUTS
AD+ BT+	19V_DCBATOUT
SYSTEM DC/DC RT6228 45	
INPUTS	OUTPUTS
19V_DCBATOUT	5V_AUX_S5 5V_S5
SYSTEM DC/DC RT6226 45	
INPUTS	OUTPUTS
19V_DCBATOUT	3D3V_AUX_S5 3D3V_S5
CPU DC/DC RT3602 46-47	
INPUTS	OUTPUTS
19V_DCBATOUT	1V_CPU_CORE
CPU DC/DC AOZ5049 48	
INPUTS	OUTPUTS
19V_DCBATOUT	1V_VCC6T
CPU DC/DC RT9610B 50	
INPUTS	OUTPUTS
5V_S5	1V_VCCSA
CPU DC/DC G5388K1 51 52	
INPUTS	OUTPUTS
5V_S5	PWR_VDDQ
3D3V_S5	PWR_1D0V
SYSTEM DC/DC 9661-25ADJ 53	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S5
SYSTEM DC/DC S-1339D15 53	
INPUTS	OUTPUTS
3D3V_S5	1D5V_S0
SYSTEM Load switch TPS22976 40	
INPUTS	OUTPUTS
3D3V_S5	1D5V_S0
5V_S5	5V_S0
1D0V_S5	1V_VCCST
1D8V_S5	1D8V_S0
SYSTEM Load switch APE8939 40	
INPUTS	OUTPUTS
1D0V_S5	1V_VCCIO

Count

Main Func = CPU



(#543016) eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω ±1%	Max = 100 mils

Design Guideline:
Skylake processor signal eDP_RCOMP should be connected to the VCCIO rail via a single 24.9 ±1% Ω resistor.

Count

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
CPU_(DISPLAY)

Size Custom Document Number
Woody/Buzz_KBL

Date: Tuesday, July 25, 2017 Sheet 3 of 106 Rev
-2

Main Func = CPU

DDR4 ball type:NON Interleaved Type



Count

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU_(DDR)

Size
Custom

Document Number

Woody/Buzz_KBL

Rev
-2

Date

Tuesday, July 25, 2017

Sheet

4

of

106

Main Func = CPU

DDR4 ball type:NON Interleaved Type






Figure 5-14. SKL U DDR4 6L Mixed SO-DIMM and Memory Down x16, T-Daisy Topology Memory Down Strobe/Data/Reset/RCOMP Signal Topologies



Layout Note:
Design Guideline:
SM_RCOMP keep routing length less than 500 mils.

	R501
DDP	1210hm (64.12105.6DL)
SDP	200ohm (64.20005.6DL)

Count

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU_(DDR)	
Size Custom	Document Number Woody/Buzz_KBL
Date: Tuesday, July 25, 2017	Sheet 5 of 100

Main Func = PCH

DETECT&RESET



DEBUG PORT



I2C




OTHER




Touch Panel / G-Sensor

Touch Pad




GPIO Group Summary

GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCGPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCGPPF	1.8V
Primary Well Group G (GPP_G)	VCCGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V



[#545659 Rev0.7]

Vendor	GONFIG4 (GPP_A19)	CONFIG3 (GPP_A18)	CONFIG2 (GPP_A21)	CONFIG1 (GPP_A20)	Mfr.PN	Wistron PN	Capacity	DDP/SDP
HYNIX	0	0	0	0	H5AN8G6NAFR-UHC	KN.8GB0G.049	8Gb	SDP
MICRON	0	0	0	1	MT40A512M16JY-083E:B	KN.8GB04.013	8Gb	SDP
SAMSUNG	0	0	1	0	K4A8G165WB-BCRC	KN.8GB0B.048	8Gb	SDP
HYNIX	0	0	1	1	H5AN4G6NAFR-TF	KN.0040G.015	4Gb	SDP
HYNIX	0	1	0	0	H5AN4G6NAFR-UHC	KN.0040G.016	4Gb	SDP
MICRON	0	1	0	1	MT40A256M16GE-083E:B	KN.00404.010	4Gb	SDP
SAMSUNG	0	1	1	0	K4A4G165WE-BCRC	KN.0040B.014	4Gb	SDP
HYNIX	0	1	1	1	H5AN4G6N4FR-UHC	KN.0160G.010	16Gb	DDP
MICRON	1	0	0	0	MT40A1G16WBU-083E:B	KN.01604.001	16Gb	DDP



Count

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (LPSS/ISH)

Size

Custom

Document Number

Woody/Buzz_KBL

Date

Tuesday, July 25, 2017

Rev

-2

Sheet

6


of

106

Main Func = CPU

SVID

- 46 SVID_ALERT#_CPU <<< —
- 46 SVID_CLK_CPU <<< —
- 46 SVID_DATA_CPU <<< —
- 46 VCCCORE_SENSE <<< —
- 46 VSSCORE_SENSE <<< —



Layout Note:
1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE
impedance=50 ohm
3. Length match<25mil





Figure 10-7. Routing Illustration for SVID Topology




Table 10-10.SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R _{PU1} [Ω]	R _{PU2} [Ω]	R _{S1} [Ω]	R _{S2} [Ω]	VCC _{ST} [V]
VIDSOUT	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	1.0
VIDSCK							Empty	45	0	50	
VIDALERT #							56	Empty	220	0	

Count

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
CPU_POWER1

Size
Custom

Document Number
Woody/Buzz_KBL



Rev
-2

Date: Tuesday, July 25, 2017



Sheet 7 of 106

Main Func = CPU

46 VSSSA_SENSE
46 VCCSA_SENSE
46 VCCGT_SENSE
46 VSSGT_SENSE



VCCST, VCCSTG, and VCCPLL can remain powered during S4 and S5 power states for board VR optimization. VCCST, VCCSTG may also remain powered in S4 and S5 for debug purposes. Refer to Chapter 44, "Platform Debug and Test Hooks" for more details. VCCSTG should only ramp up equal to or after VCCST.



KBL U42 Board Compatibility with KBL U22/23e

- 4 Rshunts Required
- R1 - between VCCGTU VR and VCCGTU
- R2 - between VCCGTU and VCCCORE
- R3 - between VCCGT and VCCGT VR
- R4 - between VCCGT and VCCCORE
- Stuff R1 and R3 when U22 or U23e mount on board
- Stuff R2 and R4 and de-pop R1 and R3 when U42 mount on board




U22	R1	X	R3	X
U42	X	R2	X	R4

Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Woody/Buzz_KBL	Rev -2
Date: Tuesday, July 25, 2017		Sheet 9 of 106

Main Func = CPU



Power Layout



48.1.3 Kaby Lake U Compatible Design Recommendation

48.1.3.1 KBL-R U 4+2 / KBL U 2+2 Design Recommendation

Table 48-3. Bulk Decoupling Example (KBL-R U42/KBL U22)

Bulk Decoupling Locations	Example - U +2	Example - U 2+2	Notes
Vcc Power Plane at VR output	2x 220 uF (@4.5mΩ ESR)	1x 220 uF (@4.5mΩ ESR)	Placed at primary side near to VR output
Vcc _{GT} Power Plane at VR output	2x 220 uF (@4.5mΩ ESR)	1x 220 uF (@4.5mΩ ESR)	Placed at backside side near to VR output
V _{DDQ} Power Plane at VR output	2x 47 uF 0805	2x 47 uF 0805	Placed at primary side near to VR output
Vcc _{IO} Power Plane at VR output	2x 47 uF 0805	2x 47 uF 0805	Placed at primary side near to VR output
Vcc _{SA} Power Plane at VR output	2x 47 uF 0805	2x 47 uF 0805	Placed at primary side near to VR output
Vcc _{IO} Power Plane at V _{IO} /PA VR output	1x 0.1uF 0402	1x 0.1uF 0402	Placed at primary side near to VR output



Notes:

- These examples are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.
- Bulk decoupling is not a "requirement" but recommendation only. It is an example of VR design/VR bandwidth. Customer should work with respective vendor to validate their VR & bulk decoupling designs to ensure the electrical requirements are met.

1V_CPU_CORE

U22 0603 22uF *22 , 0402 10uF*11 , 1uF*1

U42 0603 22uF *4 , 0402 10uF*15



1V_VCCIO
10uF * 2 1uF * 4


Table 48-4. Decoupling Requirements for KBL-R U 4+2 / KBL U 2+2 Processor (Sheet 1 of 3)

Domain	Backside cap	Primary side cap	Placement guideline
Vcc	7x 10 uF 0402		Place on secondary side, underneath the package
	31x 1 uF 0402 or 0201		Refer to diagram in Note 4 below for placement recommendation of 0402 caps
		9x 22 uF 0603	Place as close to the package as possible
		8x 47 uF 0805 (6.3V)	
		8x 10 uF 0402	
Vcc/Vcc _{GT}	5x 1 uF 0402 or 0201		Place as close to the package as possible
Vcc _{GT}	12x 10 uF 0402		Place on secondary side, underneath the package
	14x 1 uF 0402 or 0201		
		7x 22 uF 0603	Place as close to the package as possible
		3x 47 uF 0805 (6.3V)	

Table 48-4. Decoupling Requirements for KBL-R U 4+2 / KBL U 2+2 Processor (Sheet 2 of 3)






Domain	Backside cap	Primary side cap	Placement guideline
Vcc _{SA}	7x 10 uF 0402		Place on secondary side, underneath the package
	7x 1 uF 0402 or 0201		
Vcc _{IO}		6x 10 uF 0402	Place as close to the package as possible
V _{DDQ}		4x 1 uF 0402	Place as close to the package as possible
		4x 10 uF 0402	Place as close to the package as possible
		3 x 22 uF 0603	Place as close to the package as possible
V _{DDQ}		1 x 10 uF 0402	Preferred to place the 0402 10uF cap on the secondary under the package shadow near VDDQ pin and short to VDDQ rail under with a shape. Alternatively, if the 0402 cap cannot be placed on the backside, follow the example shown in Figure 48-3. The 0402 cap to VDDQ BGA routing should not exceed 4mm (RSC). RVP design uses trace L=450mil, W=8mil between BGA and cap. Additional trace routing implemented in RVP design was not required.
Vcc _{LL}		1x 1 uF 0402	Place as close to the package as possible.
Vcc _{LL_OC}		1x 1 uF 0201	Do not route Vcc _{LL} , Vcc _{LL_OC} , Vcc _{IO} closest adjacent layer over any power net other than ground.
Vcc _{IO}		1x 1 uF 0402	For Vcc _{IO} Refer to Figure 48-2 for additional routing details for Vcc _{IO} & Vcc _{IO} .

- Notes:
- The 6.3V voltage is for the higher capacitance retention; more 0805 components will be required for a lower voltage capacitor rating. Assumption: VR loop bandwidth: 250kHz e.g., 1MHz switching VR
 - Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source
 - Due to the difference between the package designs, KBL U 2+2 design requires more on-board decoupling in order to maintain the same loadline.
 - Diagram of placement for 0402 backside caps for CPU decoupling.



Main Func = CPU

SLICED GT




1V_VCCGT


0603 22uF *14 , 0402 10uF*26

1V_VCCSA

0402 10uF*12



U22.15W	IA	750KHz	33A (28A)	23A (21A)	2.1mΩ (2.35mΩ)	30A (TBD)	200mV/30us	1X0.15uH	2X330uF/9mW	30X22uF
	GT	750KHz	40A (31A)	18A (18A)	3.1mΩ	38A (TBD)	70mV/10us	1X0.15uH	2X330uF/9mW	36X22uF
	SA	750KHz	6A (5A)	6A (4A)	10.3mΩ	4A (TBD)	200mV/30us	1X0.42uH	None	5X22uF




Count

緯創資通 Wistron Corporation		
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU_(Power CAP2)		
Size Custom	Document Number Woody/Buzz_KBL	Rev -2
Date: Tuesday, July 25, 2017	Sheet 11	of 106

DQS0	DQ0-DQ7
DQS1	DQ8-DQ15
DQS2	DQ16-DQ23
DQS3	DQ24-DQ31
DQS4	DQ32-DQ39
DQS5	DQ40-DQ47
DQS6	DQ48-DQ55
DQS7	DQ56-DQ63

4	M_A_DQ07	>>>
4	M_A_DQ8	>>>
4	M_A_DQ15	>>>

4	M_A_DQ07	>>>
4	M_A_DQ8	>>>
4	M_A_DQ15	>>>
4	M_A_DQ23	>>>
4	M_A_DQ24	>>>
4	M_A_DQ31	>>>
4	M_A_DQ32	>>>
4	M_A_DQ39	>>>
4	M_A_DQ40	>>>
4	M_A_DQ47	>>>
4	M_A_DQ48	>>>
4	M_A_DQ55	>>>
4	M_A_DQ56	>>>
4	M_A_DQ63	>>>



please notice that signal B61 (pin:M0) and U2Q (pin:E9) are required












Figure 3-29. SKL/KBL U DDR4 x16 Memory Down SDP and DDP common board BG1 Signal Topology






Figure 4-3. SKL/KBL U DDR4 Memory Down VREF-dq and VREF-ca Overview




DDR4 On Board RAM Power Decouple Cap




For RAM1, RAM2, RAM3, RAM4

SDP & DDP SETTING



DDP x16 and SDP x16 Compatible Layout




- Alternate two layout, risk of VSS offset increases a little



DQ50	DQ0-DQ7
DQ51	DQ8-DQ15
DQ52	DQ16-DQ23
DQ53	DQ24-DQ31
DQ54	DQ32-DQ39
DQ55	DQ40-DQ47
DQ56	DQ48-DQ55
DQ57	DQ56-DQ63



please notice that signal B01 (pin:B0) and U2Q (pin:E9) are required



4.14.3 KBL-R DDR4 Memory Down Decoupling

This recommendation assumes a 2Ch memory down implementation.

Table 4-27. DDR4 Memory Down Power Plane Decoupling (Sheet 1 of 2)

Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)	Note
DDR4 Memory Down x16 - 4 Devices per Channel	VDDQ/VDD (shorted)	4 as near each x16 DRAM device as possible	32x 1 μ F (0402)	(All stuffed)
		Distributed around the DRAM devices	10x 10 μ F (0603)	(All stuffed)
	VPP	2 as near each x16 DRAM device as possible	16x 1 μ F (0402)	
		Distributed around the DRAM devices	5x 10 μ F (0603)	
	VTT	2 as near each x16 DRAM device as possible	16x 1 μ F (0402)	
		Distributed around the DRAM devices	4x 10 μ F (0603)	






Figure 3-29. SKL/KBL U DDR4 x16 Memory Down SDP and DDP common board B01 Signal Topology



Notes:
When DDP: R3 = 0 ohms/0201/1%, R2 = Unstuffed
When SDP: R3 = Unstuffed, R2 = 0 ohms
B01 + B02 + M should be 25ms shorter than other CMD signals.

SDP & DDP SETTING



DDP x16 and SDP x16 Compatible Layout

Alternate two layout, risk of VSS offset increases a little







Figure 4-3. SKL/KBL U DDR4 Memory Down VREF-DQ and VREF-CA Overview



DDR4 On Board RAM Power Decouple Cap



Description	Top Swap Override	Reserved	Reserved	Reserved	TLS Confidentiality	eSPI or LPC	Reserved
GPIO	GPP_B14	SPI0_MOSI	SPI0_IO2	SPI0_IO3	GPP_C2	GPP_C5	GPP_B23
Schematic							
High	Enable				Enable	eSPI	
Low	Disable				Disable	LPC	
	internal pull-down	internal pull-up	internal pull-up	internal pull-up	internal pull-down	internal pull-down	internal pull-down

Signal	Usage	When Sampled	Comment
DDPO_CIBDATA GPIO_C2	Display port 2 Detected	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. 0 = Port 0 is not detected. 1 = Port 0 is detected. Notes: - The internal pull-down is disabled after PLTRST# de-asserts. - This signal is in the primary well.
SPKR / GPIO_B13	Top Swap Override	Rising edge of PCH_PWROK	The signal has a weak internal pull-down. 0 = Disable "Top swap" mode. (Default) 1 = Enable "Top Swap" mode. This inverts an address on access to SPI and firmware hub, so the processor believes the system is booted in the opposite mode. It also believes the original boot block. PCH will invert A16 (default) for cycles going to the upper two CIB blocks in the FW or the appropriate address lines (A16, A17, or A18) as selected in Top swap block size soft strap (hardwired through FETC). Notes: - The internal pull-down is disabled after PLTRST# de-asserts. - Software will not be able to clear the Top Swap bit until the system is rebooted. - The status of this strap is readable using the Top swap bit (Bus0, Device 31, Function0, offset 0Ch). - This signal is in the primary well.
SMALERT# / GPIO_C2	TLS Confidentiality	Rising edge of RSMRST#	This signal has a weak internal pull-down. 0 = Disable Intel® AES Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). 1 = Enable Intel® AES Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel ADI with TLS and Intel SBA (Small Business Advantage) with TLS. Notes: - The internal pull-down is disabled after RSMRST# de-asserts. - This signal is in the primary well.
SMALERT# / GPIO_C5	eSPI or LPC	Rising edge of RSMRST#	This signal has a weak internal pull-down. 0 = LPC is selected for EC. 1 = eSPI is selected for EC. Notes: - The internal pull-down is disabled after RSMRST# de-asserts. - This signal is in the primary well.

Signal Name	Power Plane	During Reset	Immediately after Reset	S/S/R/S/T	Deep Sx
HO Audio Interface					
HDA_RST#	Primary	Driven Low	Driven Low	Driven Low	OFF
HDA_VCORE	Primary	Internal Pull-down	Driven Low	Internal Pull-down	OFF
HDA_BLE	Primary	Driven Low	Driven Low	Driven Low	OFF
HDA_SSD0	Primary	Internal Pull-down	Driven Low	Driven Low	OFF
HDA_S0I[1:0]	Primary	Internal Pull-down	Internal Pull-down	Internal Pull-down	OFF

Signal Name	Port Plane	During Reset	Intermittently	5.0V/4.5V	Deep Sleep
SP10_CLK	Primary	Driven Low (See Note 3)	Driven Low	Driven Low	Off
SP10_MOS1	Primary	Internal Pull-up/ Driven Low (See Note 1 & 3)	Driven Low	Driven Low	Off
SP10_MISO	Primary	Internal Pull-up (See Note 3)	Internal Pull-up	Internal Pull-up	Off
SP10_CS1	Primary	Driven High (See Note 3)	Driven High	Driven High	Off
SP10_CS2	Primary	Driven High (See Note 3)	Driven High	Driven High	Off
SP10_CS[2:3]	Primary	Internal Pull-up (See Note 3)	Internal Pull-up	Internal Pull-up	Off
SP11_CLK	Primary	Undriven	Undriven	Undriven	Off
SP11_MOS1	Primary	Undriven	Undriven	Undriven	Off
SP11_MISO	Primary	Undriven	Undriven	Undriven	Off
SP11_CS2	Primary	Undriven	Undriven	Undriven	Off
SP11_CS[2:3]	Primary	Undriven	Undriven	Undriven	Off

USB3 port1

35 USB1_USB30_RX_N
35 USB1_USB30_RX_P
35 USB1_USB30_TX_N
35 USB1_USB30_TX_P
35 USB1_USB20_N
35 USB1_USB20_P

USB3 port2

35 USB2_USB30_RX_N
35 USB2_USB30_RX_P
35 USB2_USB30_TX_N
35 USB2_USB30_TX_P
36 USB2_USB20_N
36 USB2_USB20_P

USB Type-C

73 USB30_RX_CPU_N3
73 USB30_RX_CPU_P3
73 USB30_TX_CPU_N3
73 USB30_TX_CPU_P3
73 TYPEC_USB20_N
73 TYPEC_USB20_P

USB2.0

64.89 USB3_USB20_N
64.89 USB3_USB20_P
61.89 BT_USB20_N
61.89 BT_USB20_P
55 TS_USB20_N
55 TS_USB20_P
29 CCD_USB20_N
29 CCD_USB20_P
64.89 CR_USB20_N
64.89 CR_USB20_P
92 FP_USB20_N
92 FP_USB20_P

M.2

62 PCIE_RX_CPU_N11
62 PCIE_RX_CPU_P11
62 PCIE_TX_CON_N11
62 PCIE_TX_CON_P11
62 PCIE_RX_CPU_N12
62 PCIE_RX_CPU_P12
62 PCIE_TX_CON_N12
62 PCIE_TX_CON_P12
62 DEVS0P1 <<<

HDD

60 HDD_SATA_TX_P <<<
60 HDD_SATA_TX_N <<<
60 HDD_SATA_RX_P <<<
60 HDD_SATA_RX_N <<<

WLAN

61.89 WLAN_PCIE_RX_N <<<
61.89 WLAN_PCIE_RX_P <<<
61.89 WLAN_PCIE_TX_N <<<
61.89 WLAN_PCIE_TX_P <<<

WLAN

WLAN_PCIE_TX_N C1520 1
WLAN_PCIE_TX_P C1519 1
WLAN_PCIE_RX_N SC022010V2KX-L1-GP
WLAN_PCIE_RX_P SC022010V2KX-L1-GP

HDD/SATA

HDD_SATA_RX_N F20
HDD_SATA_RX_P E20
HDD_SATA_TX_N C20
HDD_SATA_TX_P A21

M.2 SSD1

TPAD14-OP-GP TP1511
TPAD14-OP-GP TP1510
XDP_PCIE# XDP_PCIE#
XDP_PCIE# XDP_PCIE#
PCIE_RX_CPU_N11 E28
PCIE_RX_CPU_P11 E27
PCIE_TX_CON_N11 D24
PCIE_TX_CON_P11 C24
PCIE_RX_CPU_N12 E28
PCIE_RX_CPU_P12 E27
PCIE_TX_CON_N12 A26
PCIE_TX_CON_P12 B25
PCIE12_RXN/SATA2_TXN
PCIE12_TXP/SATA2_TXP

071.SKYLA.000U

CPU

APL Premium/U		Acer 2015	2017 R15(Premium)	2017 R15(Basic)
Lane1	USB3 Port1	USB 3 (IO)	USB 3 (IO)	USB 3 (IO)
Lane2	USB3 Port2	USB 3 (IO)	USB 3 (IO)	USB 3 (IO)
Lane3	USB3 Port3	USB 3 (IO)	USB 3 Type-C (IO)	USB 3 Type-C (IO)
Lane4	USB3 Port4			
Lane5	USB3 Port5 (Premium)	PCIe Port1		
Lane6	USB3 Port6 (Premium)	PCIe Port2	GPU	GPU
Lane7	USB3 Port7 (Premium)	PCIe Port3		
Lane8	USB3 Port8	LAN		
Lane9	PCIe Port5	WiFi		WiFi
Lane10	SATA0 (Base/Premium)	HDD	HDD	HDD
Lane11	SATA1 (Base/Premium)	PCIe Port6 (Premium)	ODD	
Lane12	SATA1 (Premium)	PCIe Port9		
Lane13	SATA1 (Premium)	PCIe Port10	NA	
Lane14	SATA1 (Premium)	PCIe Port11		
Lane15	SATA1 (Premium)	PCIe Port12	M.2 SSD (PCIe x4) F1005 needs to set PCIe 4 lane reversed	M.2 SSD (PCIe x4) F1005 needs to set PCIe 4 lane reversed
Lane16	SATA2 (Premium)	PCIe Port12	M.2 SSD (DATA x4)	M.2 SSD (PCIe x4)
USB2 Port1	USB 3 (IO)	USB 3 (IO) (USB20)	USB 3 (IO) (USB20)	USB 3 (IO) (USB20)
USB2 Port2	USB 3 (IO)	USB 3 (IO) (USB20)	USB 3 (IO) (USB20)	USB 3 (IO) (USB20)
USB2 Port3	USB 3 (IO)	USB 3 (IO) (USB20)	USB 3 (IO) (USB20)	USB 3 (IO) (USB20)
USB2 Port4	USB 2 (IO) / RemoteHub	USB 2 (IO)	USB 2 Type-C (IO)	USB 2 Type-C (IO)
USB2 Port5	BT	BT	BT	BT
USB2 Port6	TS	TS	TS	TS
USB2 Port7	CCD	CCD	CCD	CCD
USB2 Port8	CR (USB) / FP	CR	CR	CR
USB2 Port9	FP	FP	FP	FP
USB2 Port10				










Table 27. Socket 2 Module Configuration

State #	Module Configuration Decodes				Module Type and Main Host Interface ¹	Port Configuration ²
	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	GND	GND	GND	GND	SSD - SATA	N/A
1	GND	NA	GND	GND	SSD - PCIe	N/A



Main Func = PCH



Count

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title MCP_CLOCK

Size Custom Document Number Woody/Buzz_KBL

Date: Tuesday, July 25, 2017 Sheet 16 of 106



Rev -2

Main Func = PCH


Audio Code

27 HDA_SYNC_CODEEC <<< _____
27 HDA_BITCLK_CODEEC <<< _____
27 HDA_SDOUT_CODEEC <<< _____
27 HDA_SDIN0_CPU <<< _____
14,27 HDA_SPKR <<< _____

24 ME_UNLOCK <<< _____



RESET# in not required for ALC295



18.3 Terminating Unused SDXC Signals














SDXC signals are multiplexed with GPIOs and default to GPIO functionality (as input). If SDXC interface is not used, the signals can be used as GPIOs instead. If the GPIO functionality is also not used, the signals can be left as no-connect.

Additionally, if SDXC interface is not used, the SD_RCOMP pin does not need to be connected to a RCOMP resistor.

Count

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU_(AUDIO/SDIO/SDXC)	
Size Custom	Document Number Woody/Buzz_KBL
Date: Tuesday, July 25, 2017	Rev -2
Sheet 17	of 106

Main Func = PCH



Processor Interface	RCIN#	Keyboard Controller Reset Processor: The keyboard controller can generate INIT# to the processor. This saves the external OR gate with the processor other sources of INIT#. When the processor detects the assertion of this signal, INIT# is generated for 16 PCI clocks.
---------------------	-------	---

20.9 Serial Interrupt




The PCH supports a serial IRQ scheme. This allows a single signal to be used to report interrupt requests. The signal used to transmit this information is shared between the PCH and all participating peripherals. The signal line, `SERIRQ`, is synchronous to 24 MHz `CLKOUT_LPC`, and follows the sustained tri-state protocol that is used by all PCH signals. This means that if a device has driven `SERIRQ` low, it will first drive it high synchronous to PCI clock and release it the following PCI clock. The serial IRQ protocol defines this sustained tri-state signaling in the following fashion:

- **S – Sample Phase**, Signal driven low
- **R – Recovery Phase**, Signal driven high
- **T – Turn-around Phase**, Signal released


The PCH supports a message for 21 serial interrupts. These represent the 15 ISA interrupts (IRQ0–1, 3–15), the four PCI interrupts, and the control signals SMI# and IOCHK#. The serial IRQ protocol does not support the additional APIC interrupts (20–23).

Note: IRQ14 and IRQ15 are special interrupts and maybe used by the GPIO controller when it is running GPIO driver mode. When the GPIO controller operates in GPIO driver mode, IRQ14 and IRQ15 shall not be utilized by the SERIRQ stream nor mapped to other interrupt sources, and instead come from the GPIO controller. If the GPIO controller is entirely in ACPI mode, these interrupts can be mapped to other devices accordingly.

Main Func = PCH




BATLOW#: Pull-up required even if not implemented.



#5436 Rev0.7
1. VCCST_PWRGD is only 1.0 V tolerant.
2. VCCST_PWRGD must go low during Sx pwr states, regardless of the voltage level of VCCST


VCCST_PWRGD / HWM201:

VCCST_PWRGOOD




VCCST_PWRGOOD is a signal on the processor that indicates both the VCCST power supply and VDDQ power supply are within voltage tolerance specification

CPU



GPP_A13-15 pin(LPC/eSPI):

Name	Internal Pull-Up/ Pull-Down (Note 1)	De-Glitch (Note 2)		Multiplexed With	Default
		Input	Output		
GPP_A13	None	No	Yes	LPC mode: SUSWARN# / SUSPWRDNACK eSPI mode: None	SUSWARN# / SUSPWRDNACK (LPC mode) GPI (eSPI mode)
GPP_A14	None	No	Yes	LPC mode: SUS_STAT# eSPI mode: ESPI_RESET#	SUS_STAT# (LPC mode) ESPI_RESET# (eSPI mode)
GPP_A15	None	No	Yes	LPC mode: SUS_ACK# eSPI mode: None	SUS_ACK# (LPC mode) GPI (eSPI mode)





A





21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Main Func = CPU



PROCHOT#	Processor Hot: PROCHOT# goes active when the processor temperature monitoring sensor(s) detects that the processor has reached its maximum safe operating temperature. This indicates that the processor Thermal Control Circuit (TCC) has been activated, if enabled. This signal can also be driven to the processor to activate the TCC.	I/O	GT L1 OD 0	SE	All processor lines
THERMTRIP#	Thermal Trip: The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all executions when the junction temperature exceeds approximately 130 °C. This is signaled to the system by the THERMTRIP# pin. Refer to the appropriate platform design guide for termination requirements.	0	OD	SE	All processor lines



Count


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU_(JTAG/CPU SIDE BAND)


Size Custom Document Number Woody/Buzz KBL Rev -2

Date: Tuesday, July 25, 2017 Sheet 22 of 106

Main Func = CPU



CPU



CPU

PCH strap pin:

CFG3

R2305 1KR2J-1-GP

DY

[BDW Only]PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR
	1 : DISABLED

PCH strap pin:


CFG4

R2304 1KR2J-1-GP

DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED An external Display Port device is connected to the Embedded Display Port.
	1 : DISABLED (Default) No Physical Display Port attached to Embedded DisplayPort*. No connect for disable.

CFG[19:0]	Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. Intel recommends placing test points on the board for CFG pins. • CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted: 1 = (Default) Normal Operation; No stall. 0 = Stall. • CFG[1]: Reserved configuration lane. • CFG[2]: PCI Express* Static x16 Lane Numbering Reversal. 1 = Normal operation 0 = Lane numbers reversed. • CFG[3]: Reserved configuration lane. • CFG[4]: eDP enable: 1 = Disabled. 0 = Enabled. • CFG[6:5]: PCI Express* Bifurcation 00 = 1 x8, 2 x4 PCI Express* 01 = reserved 10 = 2 x8 PCI Express* 11 = 1 x16 PCI Express* • CFG[7]: PEG Training: 1 = (default) PEG Train immediately following RESET# de assertion. 0 = PEG Wait for BIOS for training. • CFG[19:8]: Reserved configuration lanes.	I/O	GTL	SE	All processor lines. CFG[2], CFG[6:5] and CFG[7] are relevant for H and S-processor line only and test point may be placed on the board for them.
-----------	--	-----	-----	----	---

PROC_SELECT#	Processor Select: This pin is for compatibility with future platforms. It should be unconnected for SKL.			N/A	All processor lines
--------------	---	--	--	-----	---------------------




P/N: 082.30006.0041

[illegible]

A

SPI ROM Equal length need to less than 500mil



Title			
Flash(KBC+PCH)/RTC			
Size	Document Number		Rev
Custom	Woody/Buzz KBL		-2
Date:	Tuesday, July 25, 2017	Sheet	25 of 106

24 VD_IN1 <<< _____

24,26,89 FAN1_PWM >>> _____

24,89 FAN_TACH1 <<< _____

24,40 PURE_HW_SHUTDOWN# <<< _____


24 VD_OUT1 >>> _____

40,46 VR_RDY >>> _____

89 FAN_TACH1_C <<< _____


24,26,89 FAN1_PWM <<< _____

SSID = Thermal





RT2601 close CPU and Vcore chock

VD_IN1 trace 10 mli



Layout 15 mil



Count






緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Thermal 7718/Fan Controllor P2793



Size	Document Number	Rev
Custom	Woody/Buzz KBL	-2
Date:	Tuesday, July 25, 2017	Sheet 26 of 106

SSID = AUDIO

29.89 AUD_SPK1_R_L+ <<<
 29.89 AUD_SPK1_R_L- <<<
 29.89 AUD_SPK1_R_R+ <<<
 29.89 AUD_SPK1_R_R- <<<
 17 HDA_BITCLK_CODEC >>>
 17 HDA_SYNC_CODEC >>>
 17 HDA_SDI0_CPU <<<
 17 HDA_SDO0T_CODEC >>>
 18.29 SML0_DATA_CPU >>>
 18.29 SML0_CLK_CPU >>>
 29 AMP_PD <<<
 24 KBC_BEEP >>>
 14.17 HDA_SPKR >>>
 24 AMP_MUTEN >>>
 29 DMIC2_DATA_CON >>>
 29 DMIC_CLK_CON >>>
 29 DMIC1_DATA_CON >>>
 64.89 AUD_HP1_JACK_L2 <<<
 64.89 AUD_HP1_JACK_R2 <<<
 64.89 AUD_HP1_IDI >>>
 64.89 RING2 >>>
 64.89 SELEEVE >>>
 29 Smart_AMP_DOUT >>>
 29 Smart_AMP_DIN >>>
 29 Smart_AMP_BCLK >>>
 29 Smart_AMP_MCLK >>>
 29 Smart_AMP_LRCK >>>



Closed U2701




Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Woody/Buzz KBL	Rev -2
Date Tuesday, July 25, 2017	Sheet 28	of 106

SSID = AUDIO









```



27  DMIC_CLK_CON  >>>
27  DMIC1_DATA_CON  >>>
27  DMIC2_DATA_CON  >>>

89  DMIC_CLK_CON_C  <<<
89  DMIC1_DATA_CON_C  <<<
89  DMIC2_DATA_CON_C  <<<

```



A. Pin define		Note		
CCD Module				
MB Connector		CCD connector pin	MIC-R PCB	MIC-L PCB
Pin 1	303V CAMERA S0	1		
Pin 2	303V CAMERA S0		1	
Pin 3	303V CAMERA S0			1
Pin 4	CCD_USB20_CON_N	2		
Pin 5	CCD_USB20_CON_P	3		
Pin 6	GND	4		
Pin 7	DMIC2_DATA_CON	6		
Pin 8	DMIC_CLK_CON	5		
Pin 9	DMIC_CLK_CON		3	
Pin 10	DMIC_CLK_CON			3
Pin 11	GND		4	
Pin 12	DMIC1_DATA_CON		2	
Pin 13	DMIC1_DATA_CON			2
Pin 14	GND			4
MB Connector				CCD Connector



Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Woody/Buzz KBL		Rev -2
Date:	Tuesday, July 25, 2017	Sheet 30 of	106

Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Woody/Buzz KBL	Rev -2
Date Tuesday, July 25, 2017	Sheet 31	of 106

Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Woody/Buzz KBL		Rev -2
Date:	Tuesday, July 25, 2017	Sheet 32 of	106

Blanking

Count


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Woody/Buzz KBL	Rev -2
Date Tuesday, July 25, 2017	Sheet 33	of 106

Blanking


Count

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Woody/Buzz KBL		Rev -2
Date: Tuesday, July 25, 2017		Sheet 34 of	106

USB1




USB2



USB Power enable










Low Active 2A



USB 3.0 Connector Pin definition

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+




Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
USB 3.0		
Title Size Custom	Document Number Woody/Buzz_KBL	Rev -2
Date: Tuesday, July 25, 2017	Sheet 35 of 106	

24 USB_CHARGER_EN >>>
24 USB_CHAR_SEL >>>
24 USB_CHAR_CT1 >>>

To Connector
35 USB2_CHAR_N <<<
35 USB2_CHAR_P <<<

To PCH
15 USB2_USB20_N <<<
15 USB2_USB20_P <<<



CTL1	CTL2	CTL3	ILIM_SEL	Mode	Current Limit Setting	Comment
0	0	0	0	Discharge	NA	OUT held low
0	0	0	1	Discharge	NA	
0	0	1	0	DCP_Auto	ILIM_HI	Data Lines Disconnected
0	1	1	X			
0	1	0	0	SDP1	ILIM_LO	Data Lines connected
0	1	0	1		ILIM_HI	
1	0	0	0	DCP Forced Shorted	ILIM_LO	Device Forced to stay in DCP BC 1.2 charging mode
1	0	0	1		ILIM_HI	
1	0	1	0	DCP / Divider1	ILIM_LO	Device Forced to stay in DCP Divider 1 Charging Mode
1	0	1	1		ILIM_HI	
1	1	0	0	SDP1	ILIM_LO	Data Lines Connected
1	1	0	1	SDP1	ILIM_HI	
1	1	1	0	SDP2 ⁽¹⁾	ILIM_LO	Data Lines Connected
1	1	1	1	CDP ⁽¹⁾	ILIM_HI	

Count

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title
USB CHARGER

Size Custom Document Number
Woody/Buzz KBL

Date: Tuesday, July 25, 2017 Sheet 36 of 106 Rev -2

Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved	
Size A4	Document Number Woody/Buzz KBL
Date Tuesday, July 25, 2017	Rev -2
Sheet 37 of 106	

Blanking

Count



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Woody/Buzz KBL		Rev -2
Date: Tuesday, July 25, 2017	Sheet 38	of	106

Blanking



Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Woody/Buzz KBL	Rev -2
Date Tuesday, July 25, 2017	Sheet 39	of 106

Power Sequence



ANNIE Run Power



```

1126 Simon
Tuning RC for DRAM
VCCIO = SLP_S3
2.5v > SLP_S4
VCCSA effect VCCSA

Sequence should
DOR4 =
SLP_S4 > 2.5V > VDDQ > VCCIO > VCCSA

DOR3 =
SLP_S4 > VDDQ > VDDIO > VDDSA

DOR4
R4006 = 100K
C4043 = 0.22u
D5782 = stuff

DOR3
R4006 = 33K
C4043 = 0.1u
D5782 = stuff

```

Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Woody/Buzz KBL		Rev -2
Date: Tuesday, July 25, 2017	Sheet 41	of 106	



Blanking

Count


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Woody/Buzz KBL	Rev -2
Date Tuesday, July 25, 2017	Sheet 42	of 106

ANNIE solution



Adaptor in to generate DCBATOUT



BATTERY CONNECTOR




Battery Insert




Count

SSID = Charger




5V_S5

24.40 5V_EN >>> PWR_5V_EN



Vin Operating range : 5.5~24V
Vin_Max : 27V
Ilimit : 9A





EN rating 27V
EN Rising Threshold : 0.8V
EN Falling Threshold : 0.4V

3.3V
100mA
PWR_303V_LDO

Cyntec. 6.8 x7.3 x 2.4mm
DCR: 11.2~13.5mOhm
Idc : 9A, Isat : 16A


IDC : 8A
OCP : 9A




3D3V_S5

40 3V_EN >>> PWR_3D3V_EN

3V_5V_POK <<< PWR_3D3V_5V_PG




Vin Operating range : 5.5~24V
Vin_Max : 27V
Ilimit : 10A



EN rating 24V
EN Rising Threshold : 0.8V
EN Falling Threshold : 0.4V



USE 074.06256.0043

this net name need to 3.3V LDO



Cyntec. 6.8 x7.3 x 2.4mm
DCR: 11.2~13.5mOhm
Idc : 9A, Isat : 16A



IDC : 6A
OCP : 10A






Count		Wistron Corporation	
21F, 8F, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.		Title	
RT6226 5V/3D3V		Size	
Document Number		Woody/Buzz_KBL	
Date: 108589, July 25, 2017		Rev	
Sheet 45 of 106		-2	

OFFPAGE

BOM control				
Location		U22		U42
FR4604	4.42K	64.44215.6DL	4.42K	64.44215.6DL
FR4605	9.53K	64.95315.6DL	26.1K	64.26125.6DL
FR4606	18K	64.18025.5L	18K	64.18025.5L
FR4615	665ohm	64.66505.6DL	665ohm	64.66505.6DL
PC4616	220PF	78.22124.2FL	220PF	78.22124.2FL
FR4620	4.32K	64.43215.6DL	4.32K	64.43215.6DL
FR4621	9.1K	64.91015.6DL	5.62K	64.56215.6DL
FR4622	8.66K	64.86615.6DL	8.66K	64.86615.6DL
FR4634	27.4K	64.27425.6DL	27.4K	64.27425.6DL
FR4635	42.2K	64.42225.6DL	42.2K	64.42225.6DL
FR4640	28K	64.28025.6DL	31.6K	64.31625.6DL
FR4650	28.7K	64.28725.6DL	28.7K	64.28725.6DL
FR4655	8.45K	64.84515.6DL	8.45K	64.84515.6DL
FR4659	47.5K	64.47525.6DL	52.3K	64.52325.6DL
FR4668	76.8K	64.76825.6DL	76.8K	64.76825.6DL
FR4671	178K	64.17835.6DL	178K	64.17835.6DL



46	PWR_VCORE_ISUMP_A	<<<	_____
46	PWR_VCORE_ISUM1A	<<<	_____
46	PWR_VCORE_PWMMA	>>>	_____
46,48,50	PWR_VCORE_FCCM#	>>>	_____
46	PWR_VCORE_ISUMP_B	<<<	_____
46	PWR_VCORE_ISUM1_B	<<<	_____
46	PWR_VCORE_PWMB	>>>	_____





Confirm with EE
22uF/0805 total 32pcs
(78.22610.L2L)

Cyntec. 6.8mm x7.6mmx2.4mm
DCR: 0.9m Ohm+/-7%
Idc : 32A , Isat : 41A


068.R1510.2091
2nd = 068.R1510.2111

PT4702
SE330UZVDM-4-GP
79.33719.20C
2nd = 077.53371.0081

PANASONIC
ESR: 9 mohm



Location	U22		U42	
PR4708	330ohm	64.33005.6DL	287ohm	64.28705.6DL



Confirm with EE
22uF/0805 total 36pcs
(78.22610.121)




Cyntec, 6.8mm x7.6mmx2.4mm
DCR: 0.9m Ohm+/-7%
Idc : 32A , Isat : 41A

COIL-D15UH-8-GP
068.R1510.2091
3rd = 068.R1510.2111

SE330U2VDM-4-GP
79.33719.20C
2nd = 077.53371.0081
PANASONIC
ESR: 9 mohm

Main Func = CPU_CORE


46 PWR_VCCGT_ISUMP <<<
46 PWR_VCCGT_ISUMN <<<
46 PWR_VCCGT_PWM >>>
46,47,50 PWR_VCORE_FCCM# >>>



Cyntec. 6.8mm x7.6mmx2.4mm
DCR: 0.9m Ohm+/-7%
Idc : 32A , Isat : 41A

SKL_U42
Icc(max)=28A
TDC=12A

Confirm with EE
22uF/0805 total 26pcs
(78.22610.L2L)





Location	U22	U42
PR4807	430ohm	64.43005.6DL
		324ohm
		64.32405.6DL

Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	Woody/Buzz KBL	-2
Date:	Tuesday, July 25, 2017	Sheet 49 of 106

Main Func = CPU_CORE



Count

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VCCSA

Size

Custom


Document Number
Woody/Buzz_KBL


Rev

-2


Date: Tuesday, July 25, 2017

Sheet 50 of 106





$$V_{out} = 0.75 * (1 + R1/R2) = 1.0V$$



20160608 -1M

Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Woody/Buzz_KBL	Rev -2
Date: Tuesday, July 25, 2017		Sheet 54 of 106

Blanking







Count

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Woody/Buzz_KBL		Rev -2
Date:	Tuesday, July 25, 2017	Sheet 56 of	106


SSID = VIDEO

HDMI CONN

HDMI Level Shifter & CONNECTOR



20170302 Change
22.10296.981
2nd = 022.10025.00S1



Count

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title HDMI Level Shifter/Connector

Size Document Number
Custom Woody/Buzz_KBL

Date: Tuesday, July 25, 2017 Sheet 57 of 106

Rev -2

Blanking



Count			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A	Document Number Woody/Buzz KBL		Rev -2
Date: Tuesday, July 25, 2017	Sheet 58	of	106

Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DVI(Reserved)		
Size A4	Document Number Woody/Buzz_KBL	Rev -2
Date Tuesday, July 25, 2017		Sheet 59 of 106





SATA HDD Connector





SSID = Wireless

Mini Card Connector(802.11a/b/g/n)

24,68	E51_TXD	>>>
24,89	BLUETOOTH_EN	>>>
24	WIFI_RF_EN	<<<
20,24,62,68,89,91	PLT_RST#	>>>
24	WLAN_PERST#	>>>
15,89	WLAN_PCIE_TX_P	>>>
15,89	WLAN_PCIE_TX_N	>>>
15,89	WLAN_PCIE_RX_P	>>>
15,89	WLAN_PCIE_RX_N	>>>
16,89	WLAN_CLK_CPU	>>>
16,89	WLAN_CLK_CPU#	>>>
24	WLAN_PCIE_WAKE#	<<<
20,24,62	PCIE_WAKE#	<<<
24	WLAN_PWR_EN#	>>>
89	PCIE_WAKE#R	<<<
16,89	WLAN_CLKREQ_CPU#	<<<
89	WLAN_RST#	<<<
89	WIFI_RF_EN_CON	<<<
16	SUS_CLK_CPU	>>>
15,89	BT_USB20_P	>>>
15,89	BT_USB20_N	>>>



NON - IOAC




Count		
緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Mini Card-WLAN		
Size Custom	Document Number Woody/Buzz_KBL	Rev -2
Date: Tuesday, July 25, 2017	Sheet 61	of 106

SSID = mSATA

Mini Card Connector(mSATA)

20,24,61 PCIE_WAKE# <<<
16 SSD1_CLKREQ_CPU_N <<<
20,24,61,68,89,91 PLT_RST# >>>
15 SSD1_PDET# <<<
16 SSD1_CLK_CPU >>>
16 SSD1_CLK_CPU_N >>>
15 PCIE_TX_CON_P12 >>>
15 PCIE_TX_CON_N12 >>>
15 PCIE_RX_CPU_N12 >>>
15 PCIE_RX_CPU_P12 >>>
15 PCIE_TX_CON_P11 >>>
15 PCIE_TX_CON_N11 >>>
15 PCIE_RX_CPU_N11 >>>
15 PCIE_RX_CPU_P11 >>>
15 DEVSLP1 <<<



062.10003.0991
2ND = 062.10003.00A1




Table 27. Socket 2 Module Configuration

State #	Module Configuration Decodes				Module Type and Main Host Interface ¹	Port Configuration ²
	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	GND	GND	GND	GND	SSD - SATA	N/A
1	GND	N/C	GND	GND	SSD - PCIe	N/A

Pin define from PCH and socket side.

	High (1)	Low (0)
PCH GPIO	SATA	PCIe
M.2 CONFIG_1	PCIe**	SATA

** Native: Internal Pull-Up (15k-40k) when function.

Figure 12-1. PCI Express* Link Configurations Supported by the Guidelines in this Chapter

PCH-IP Details	PCIe* Controller #1	PCIe* Controller #2	PCIe* Controller #3
Flex I/O Lane #	5	6	7
PCIe* Lane #	1	2	3
Base-U	EP 1	EP 3	EP 5
Premium-U	EP 1	EP 3	EP 5
Premium-Y	EP 1	EP 3	EP 5

Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³

Notes:

- Design Constraint: For PCIe only application, refer to the PCIe guidelines for details.
- Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitors on the motherboard. This option supports all SATA devices. However, the 10 nF capacitor on Rx can be removed if DC coupled ODDs / devices are NOT used.
- Design Constraint: For PCIe* Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraint: For PCIe* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraints, Required: Refer Chapter 3, "General Differential Signals Design Guidelines" * along with the additional guidelines in this section for all design optimization guidelines.
- Design Constraint: For PCIe* lane that needs to support either PCIe* Gen2 devices or PCIe* Gen3 devices, follow the PCIe* Gen 3/ SATA multiplexed configuration where the motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**

Count

緯創資通 Wistron Corporation		23F, 88, Sec.1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		mSTATA	
Size	Document Number	Woody/Buzz_KBL	
Custom		Rev -2	
Date:	Tuesday, July 25, 2017	Sheet 62	of 106


Blanking

Count





		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Woody/Buzz_KBL		Rev -2
Date: Tuesday, July 25, 2017		Sheet 63 of	106

SSID = User.Interface


Low Active 2A



Close connector



Close SMB1








Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LED Bard/Power Button	
Size Custom	Document Number
Woody/Buzz KBL	
Date: Tuesday, July 25, 2017	Sheet 64 of 106



Rev -2

SSID = KBC

24,89 KSI[0..7] >>> _____
24,89 KSI[0..17] <<< _____
24 EC_TPCLK << _____
24 EC_TPDATA << _____
24,89 FUN_OFF# >>> _____
24 TP_IN# <<< _____
24 EC_TP_IN# <<< _____
6 PM_TP_CLK << _____
6 PM_TP_DATA << _____
24 KB_BL_PWM >>> _____
24 KB_BL_DET <<< _____
89 EC_TP_CLK_C << _____
89 EC_TP_DATA_C << _____
89 I2C1_DATA_TP << _____
89 I2C1_CLK_TP << _____
89 TP_IN#_R << _____



Internal Keyboard Connector



1	NC	2	NC	3	C08	4	C07	5	C06	6	C05	7	C04	8	C03	9	C02	10	C01	11	R16	12	R15	13	R14	14	R13	15	R12	16	R11	17	R10	18	R09	19	R08	20	R07	21	R06	22	R05	23	R04	24	R03	25	R02	26	R01	27	R18	28	R17
---	----	---	----	---	-----	---	-----	---	-----	---	-----	---	-----	---	-----	---	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----

C08	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
C07	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
C06	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
C05	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
C04	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
C03	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
C02	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
C01	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100

Count

Title		Key Board/Touch Pad	
Size	Document Number	Woody/Buzz_KBL	
Custom			
Date	Tuesday, July 25, 2017	Sheet	65 of 106

Blanking


Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Woody/Buzz KBL	Rev -2
Date Tuesday, July 25, 2017	Sheet 66	of 106


Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	Woody/Buzz KBL	-2
Date	Sheet 67 of 106	
Tuesday, July 25, 2017		



Count

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Dubug connector			
Size Custom	Document Number Woody/Buzz KBL		Rev -2
Date: Tuesday, July 25, 2017	Sheet 68	of 106	


Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

SSID = User.Interface

G Sensor

The default I²C address of the device is 0011000b (0x18). It is used if the SDO pin is pulled to 'GND'. The alternative address 0011001b (0x19) is selected by pulling the SDO pin to 'V_{DDIO}'.



Count

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

G SENSOR

Size Document Number

Custom

Woody/Buzz KBL

Rev

-2

Date: Tuesday, July 25, 2017

Sheet 70 of 106

Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	Woody/Buzz KBL	-2
Date:	Tuesday, July 25, 2017	Sheet 71 of 106

Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Woody/Buzz KBL	Rev -2
Date Tuesday, July 25, 2017	Sheet 72	of 106



Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Woody/Buzz KBL	Rev -2
Date Tuesday, July 25, 2017	Sheet 75	of 106

Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
GPU_PEG(Reserved)		
Size	Project Name	Rev
	Woody/Buzz_KBL	-2
Date: Tuesday, July 25, 2017		Sheet 76 of 106

Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU_DIGITALOUT(Reserved)			
Size	Document Number		Rev
A4	Woody/Buzz KBL		-2
Date:	Tuesday, July 25, 2017	Sheet 77 of	106

Blanking

Count

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Project Name		Rev
	Woody/Buzz_KBL		-2
Date:	Tuesday, July 25, 2017	Sheet 78 of	106

Blanking

Count

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU_GPIO/STRAP(Reserved)			
Size	Project Name		Rev
	Woody/Buzz_KBL		-2
Date:	Tuesday, July 25, 2017	Sheet 79 of	106


Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title GPU_POWER/GND(Reserved)		
Size	Project Name Woody/Buzz_KBL	Rev -2
Date: Tuesday, July 25, 2017		Sheet 80 of 106

Blanking

Count

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Woody/Buzz_KBL		Rev -2
Date: Tuesday, July 25, 2017	Sheet	81	of 106

Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title GPU-VRAM3,4(Reserved)		
Size A4	Document Number Woody/Buzz_KBL	Rev -2
Date Tuesday, July 25, 2017	Sheet 82	of 106

Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title GPU-VRAM5,6(Reserved)		
Size A4	Document Number Woody/Buzz_KBL	Rev -2
Date Tuesday, July 25, 2017		Sheet 83 of 106


Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title GPU-VRAM7,8(Reserved)		
Size A4	Document Number Woody/Buzz_KBL	Rev -2
Date Tuesday, July 25, 2017	Sheet 84	of 106

Blanking

Count

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VGA_CORE(Reserved)			
Size	Document Number		Rev
A4	Woody/Buzz_KBL		
Date:	Tuesday, July 25, 2017		Sheet 85 of 106

Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DIS VGA POWER(Reserved)		
Size A4	Document Number Woody/Buzz KBL	Rev -2
Date: Tuesday, July 25, 2017		Sheet 86 of 106

Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title GFX_LCD(1/2)(Reserved)		
Size A4	Document Number Woody/Buzz KBL	Rev -2
Date: Tuesday, July 25, 2017		Sheet 87 of 106

Blanking


Count


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title GFX_LCD(2/2)(Reserved)		
Size A4	Document Number Woody/Buzz_KBL	Rev -2
Date Tuesday, July 25, 2017	Sheet 88	of 106

Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title NFC(Reserved)		
Size A4	Document Number Woody/Buzz KBL	Rev -2
Date Tuesday, July 25, 2017	Sheet 90	of 106





Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Express_Card(Reserved)		
Size A	Document Number Woody/Buzz_KBL	Rev -2
Date: Tuesday, July 25, 2017		Sheet 93 of 106

Blanking

Count

緯創資通Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
TitleSmart Card scocket(Reserved)		
SizeA	Document NumberWoody/Buzz_KBL	Rev-2
Date: Tuesday, July 25, 2017	Sheet 94 of	106

Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GFX eDP(Reserved)			
Size A	Document Number Woody/Buzz_KBL		Rev -2
Date: Tuesday, July 25, 2017	Sheet 95	of 1	106

Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Bottom Docking(Reserved)		
Size A	Document Number Woody/Buzz KBL	Rev -2
Date: Tuesday, July 25, 2017	Sheet 96 of	106

Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Inter LAN WG1217LM(Reservrd)			
Size A4	Document Number Woody/Buzz_KBL		Rev -2
Date: Tuesday, July 25, 2017	Sheet 97	of 106	

Blanking

Count

緯創資通Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
TitleCPU_CFG STRAP(Reserved)		
SizeA	Document NumberWoody/Buzz_KBL	Rev-2
Date: Tuesday, July 25, 2017	Sheet 98 of	106

Blanking

Count




緯創資通		Wistron Corporation			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
CPU_XDP(Reserved)					
Size	Document Number		Rev		
A4	Woody/Buzz KBL		-2		
Date:	Tuesday, July 25, 2017	Sheet	99 of 106		


Blanking

Count

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title table of content		
Size A4	Document Number Woody/Buzz KBL	Rev -2
Date: Tuesday, July 25, 2017		
Sheet 100 of 106		

Intel-Power Up Sequence





Power Shape

Regulator

LDO

Switch

Count

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Power Block Diagram**

Size
A3

Document Number

Woody/Buzz_KBL


Rev

-2


Date: Tuesday, July 25, 2017

Sheet 103 of 106


PCH SMBus/I2C Block Diagram




KBC SMBus/I2C Block Diagram



Thermal Block Diagram



Audio Block Diagram



CLOCK BLOCK DIAGRAM

