

M1 MLB
09/26/2005

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
?		?	?	?	?

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	N/A	N/A
3	3	Power Block Diagram	N/A	N/A
4	4	BOM Configuration	N/A	N/A
5	5	Functional / ICT Test	N/A	N/A
6	6	Signal Aliases	N/A	N/A
7	7	CPU 1 OF 2-FSB	M42	09/08/2005
8	8	CPU 2 OF 2-PWR/GND	M42	09/08/2005
9	9	CPU Decoupling & VID	(MASTER)	(MASTER)
10	10	CPU MISC1-TEMP SENSOR	M42	09/08/2005
11	11	CPU ITP700FLEX DEBUG	M42	09/08/2005
12	12	NB CPU Interface	(MASTER)	(MASTER)
13	13	NB PEG / Video Interfaces	(MASTER)	(MASTER)
14	14	NB Misc Interfaces	(MASTER)	(MASTER)
15	15	NB DDR2 Interfaces	(MASTER)	(MASTER)
16	16	NB Power 1	(MASTER)	(MASTER)
17	17	NB Power 2	(MASTER)	(MASTER)
18	18	NB Grounds	(MASTER)	(MASTER)
19	19	NB (GM) Decoupling	(MASTER)	(MASTER)
20	20	NB Config Straps	(MASTER)	(MASTER)
21	21		M38	09/08/2005
22	22		M38	09/08/2005
23	23		M38	09/08/2005
24	24		M38	09/08/2005
25	25		M42	09/08/2005
26	26	SB Misc	(MASTER)	(MASTER)
27	27	M1 SMBus Connections	(MASTER)	(MASTER)
28	28	DDR2 SO-DIMM Connector A	(MASTER)	(MASTER)
29	29	DDR2 SO-DIMM Connector B	(MASTER)	(MASTER)
30	30	Memory Active Termination	(MASTER)	(MASTER)
31	31	Memory Vtt Supply	(MASTER)	(MASTER)
32	32	DDR2 VRef	(MASTER)	(MASTER)
33	33	CLOCKS	M42	09/08/2005
34	34	Clock Termination	(MASTER)	(MASTER)
35	35	Mobile Clocking	(MASTER)	(MASTER)
36	36	PATA Connector	(MASTER)	(MASTER)
37	37	ETHERNET CONTROLLER	M42	09/08/2005
38	38	Ethernet Connector	(MASTER)	(MASTER)
39	39	FIREWIRE CONTROLLER	M42	08/29/2005
40	40	FireWire Port Power	(MASTER)	(MASTER)


Page	(.csa)	Contents	Sync	Date
41	46	FireWire Ports	(MASTER)	(MASTER)
42	49	Internal USB Connections	(MASTER)	(MASTER)
43	52	External USB Connector	(MASTER)	(MASTER)
44	55	Left I/O Board Connector	(MASTER)	(MASTER)
45	57	PCI-E Connections	(MASTER)	(MASTER)
46	58		M38	09/08/2005
47	59	SMC Support	(MASTER)	(MASTER)
48	60	LPC+ Debug Connector	M42	07/20/2005
49	61	Thermal Sensors	(MASTER)	(MASTER)
50	62	Current & Voltage Sensing	(MASTER)	(MASTER)
51	63	SPI B00TROM	(M42)	07/26/2005
52	64	ALS Support	(MASTER)	(MASTER)
53	65	Fan Connectors	(MASTER)	(MASTER)
54	66	SMS	(M42)	07/26/2005
55	67		M38	09/08/2005
56	75	IMVP6 CPU VCore Regulator	(MASTER)	(MASTER)
57	76	5V / 1.5V Power Supply	(MASTER)	(MASTER)
58	77	2.5V & 1.2V Regulators	(MASTER)	(MASTER)
59	78	1.8V Supply	(MASTER)	(MASTER)
60	79	3.3V / 1.05V Power Supplies	(MASTER)	(MASTER)
61	80	3.3V G3Hot Supply	(MASTER)	(MASTER)
62	81	Power Aliases	(MASTER)	(MASTER)
63	82	PBus-In & Battery Connectors	(MASTER)	(MASTER)
64	83	S3/S0 FETs & Power Control	(MASTER)	(MASTER)
65	84	ATI M56 PCI-E	(MASTER)	(MASTER)
66	85	GPU (M56) Core Supplies	(MASTER)	(MASTER)
67	86	ATI M56 Core Power	(MASTER)	(MASTER)
68	87	ATI M56 Frame Buffer I/F	(MASTER)	(MASTER)
69	88	GPU Straps	(MASTER)	(MASTER)
70	89	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
71	90	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
72	91	ATI M56 GPIO/DV0/Misc	(MASTER)	(MASTER)
73	93	ATI M56 Video Interfaces	(MASTER)	(MASTER)
74	94	Internal Display Connectors	(MASTER)	(MASTER)
75	97	External Display Connector	(MASTER)	(MASTER)
76	99	Physical Security	(MASTER)	(MASTER)
77	100	Revision History	N/A	N/A
78	101	Napa Platform Constraints	(MASTER)	(MASTER)
79	102	More System Constraints	(MASTER)	(MASTER)
80	103	M1 Spacing & Physical Constraints	(MASTER)	(MASTER)
81	104	M1 Net Properties	(MASTER)	(MASTER)

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-6941	1	SCHEM, MULLET, M1	SCH		
820-1881	1	PCBF, MULLET, M1	PCB		
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:TSQ]	CRITICAL	VRAM_128
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:TYT]	CRITICAL	VRAM_256

```
DRAWING
TITLE=MULLET
ABBREV=DRAWING
LAST_MODIFIED=Mon Sep 26 13:38:08 2005
```

DIMENSIONS ARE IN MILLIMETERS XX ± _____ X.XX ± _____ X.XXX ± _____ ANGLES ± _____ DO NOT SCALE DRAWING	METRIC				 Apple Computer Inc.	
					NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
	DRAFTER		DESIGN CK		TITLE SCHEM, MULLET, M1	
	ENG APPD		MFG APPD			
QA APPD		DESIGNER				
 THIRD ANGLE PROJECTION	RELEASE		SCALE NONE		DRAWING NUMBER 051-6941	
	MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	REV. 07001		
				SHT 1 OF 81		



System Block Diagram

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 07001
	SCALE NONE	SHT 2	OF 81



Power Block Diagram

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE		SHT	OF
NONE		3	81

8

7

6

5

4

3

2

1

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7207	PCBA, MULLET_128, M1	075-0137, 075-0139, 075-0140
630-7254	PCBA, MULLET_256, M1	075-0138, 075-0139, 075-0140
075-0137	128, MULLET, M1	VRAM_128
075-0138	256, MULLET, M1	VRAM_256, GPU_MEM_256M
075-0139	PROJ_PTS, MULLET, M1	COMMON, M1_COMMON1, M1_COMMON2, M1_DEBUG
075-0140	LEMENU_PTS, MULLET, M1	LEMENU_STAGE2, LEMENU_STAGE3

BOM GROUP	BOM OPTIONS
M1_COMMON1	GPU_BB_CTL, GPUTHM_A_GPU, HSTHMSNS_HAS, INVERTER_BUF, KBDLED_HAS, LEMENU_STAGE1
M1_COMMON2	MEMVREF_S3, MEMVTT_EN_PU, PLTRST_GATE_STUFF, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU
M1_DEBUG	DEVELOPMENT, ITP, LPCPLUS

Phantom BOM #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
075-0137	1	128, MULLET, M1	BOM1		075-0137
075-0138	1	256, MULLET, M1	BOM2		075-0138
075-0139	1	PROJ_PTS, MULLET, M1	BOM3		075-0139
075-0140	1	LeMENU_PTS, MULLET, M1	BOM4		075-0140

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256

"LeMenu Stage #1" Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0266	1	IC, ATI, M56P, GRPHSCTRL, 800BGA, LF	U8400	CRITICAL	LEMENU_STAGE1
338S0268	1	IC, FW32306, 1394A LINK, BGA, 129P	U4400	CRITICAL	LEMENU_STAGE1
338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN, NO	U4101	CRITICAL	LEMENU_STAGE1
338S0274	1	IC, SMC, HS8/2116	U5800	CRITICAL	LEMENU_STAGE1
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, S08	U4102	CRITICAL	LEMENU_STAGE1
341S1812	1	IC, EFI, BOOTROM DEVELOPMENT, M1	U6301	CRITICAL	LEMENU_STAGE1
353S1235	1	IC, CPU VOLTAGE REGULATOR, IMVP, TWO PHASE	U7530	CRITICAL	LEMENU_STAGE1
359S0101	1	IC, CY28445-5, CLOCK GEN, 68PIN QFN	U3301	CRITICAL	LEMENU_STAGE1

341S1813 is production BootROM

"LeMenu Stage #2" Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL	LEMENU_STAGE2

"LeMenu Stage #3" Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3208	1	IC, YONAH CPU, 479 BGA	U0700	CRITICAL	LEMENU_STAGE3
338S0269	1	IC, 945GM, SOUTHBRIDGE	U1200	CRITICAL	LEMENU_STAGE3
343S0385	1	IC, SB, 652BGA	U2100	CRITICAL	LEMENU_STAGE3

8

7

6

5

4

3

2

1

APPLE COMPUTER INC.

SIZE

D

SCALE

NONE

DRAWING NUMBER

051-6941

SHT

4

OF

81

REV.

07001

BOM Configuration

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


A

B

C

D





CPU 1 OF 2-FSB

SYNC_MASTER=M42 SYNC_DATE=09/08/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




CPU 2 OF 2-PWR/GND

SYNC_MASTER=M42 SYNC_DATE=09/08/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE		SHT	OF
NONE		8	81



CPU Decoupling & VID

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 07001
	SCALE NONE	SHT 9	OF 81

LAYOUT NOTE:
ADD GND GUARD TRACE
FOR CPU_THERMD_P AND
CPU_THERMD_N

LAYOUT NOTE:
ROUTE CPU_THERMD_P AND
CPU_THERMD_N ON SAME
LAYER.
10 MIL TRACE
10 MIL SPACING

PLACEHOLDER ADT7461A

CRITECA
U1001
ADT7461
MSOP

THRM_ALERT L
THRM_ALERT


SMB_THRM_CLK
SMB_THRM_DATA


PLACE U1001 NEAR THE U1200

PLACE U1001 NEAR THE U1200

CPU MISC1-TEMP SENSOR	
SYNC_MASTER=M42	SYNC_DATE=09/08/2005
A NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
	SCALE	SHT	OF
	NONE	10	81





NB CPU Interface
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





NB Misc Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001
SCALE	SHT	OF
NONE	14	81



NB DDR2 Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB Power 1

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 07001
	SCALE NONE	SHT 16	OF 81



NB Power 2

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE		SHT	OF
NONE		17	81







SB: 1 OF 4


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001
SCALE	SHT	OF
NONE	21	81



LAYOUT NOTE:
PLACE R2306-14 WHERE PHYSICALLY ACCESSIBLE

SB: 3 OF 4


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001
SCALE	SHT	OF
NONE	23	81




SB: 4 OF 4






NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
	SCALE	SHT	OF
	NONE	25	81



NOTE: R2607 and D2600 form the double-fault protection for RTC battery.



Buffered

MC74VHC1G08
SC70

U2680

C2680
0.1uF
20V
18V
CERM
452

R2680
100K
5%
1/16W
MF-LF
402

PLT_RST_L

PLT_RST_BUF_L

R2685
100
5%
1/16W
MF-LF
402

R2681
100
5%
1/16W
MF-LF
402

R2683
100
5%
1/16W
MF-LF
402

R2684
100
5%
1/16W
MF-LF
402

R2682
100
5%
1/16W
MF-LF
402

LIO_PLT_RESET_L

DEBUG_RST_L

SMC_LRESET_L

TPM_LRESET_L

ENET_GATED_RST_L

Gated

PLTRST_GATE_STUFF

Q2680
BSS138
SOT23

PLTRST_GATE_STUFF

PLTRST_GATE_BYPASS

R2688
100K
5%
1/16W
MF-LF
402

R2689
100K
5%
1/16W
MF-LF
402

PLT_RST_GATED_L

Initial resistor values are based on CRB,
but may change after characterization.

SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
----------------------	--------------------

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING


II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




D	051-6941	07001
---	----------	-------

SCALE	SHT	OF
NONE	26	81

	15	20
--	----	----



M1 SMBus Connections
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Page Notes

Power aliases required by this page:
- =PP1V8_S3_MEM
- =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA


BOM options provided by this page:
(NONE)

NOTE: This page does not supply VREF.
The reference voltage must be provided by another page.

"Upper" (surface-mount) slot

DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001
SCALE	SHT	OF
NONE	28	81



Page Notes

Power aliases required by this page:
- =PP1V8_S3_MEM
- =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA

BOM options provided by this page:
(NONE)

NOTE: This page does not supply VREF.
The reference voltage must be provided by another page.

DDR2 Bypass Caps (For return current)

DDR2 SO-DIMM Connector B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-6941	REV. 07001
SCALE NONE	SHT 29	OF 81



Memory Active Termination

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001
SCALE	SHT	OF
NONE	30	81

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

- =PP5V_S0_MEMVTT
- =PP1V8_S0_MEMVTT
- =PP0V9_S0_MEMVTT_LDO

BOM options provided by this page:
(NONE)

DDR2 Vtt Regulator

If power inputs are not S0, MEMVTT_EN can be used to disable MEMVTT in sleep.
Okay to turn off 5V and leave 1.8V powered in S3.

U3100
BD3533FVM
MSOP-8

R3104
220
5%
1/16W
MF-LF
482

R3100
1K
5%
1/16W
MF-LF
482

C3101
10uF
20%
6.3V
X5R
683

C3103
0.1uF
10%
18V
X5R
482

C3104
2.2uF
20%
6.3V
CERK1
683

C3102
10uF
20%
6.3V
X5R
683

C3105
150uF
20%
6.3V
POLY
SMC-LF

PP1V8 S0 MEMVTT VDDQ
MIN LINE WIDTH=0.2 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=1.8V

MEMVTT_EN_PU


MEMVTT EN

MEMVTT VREF

PP0V9 S0 MEMVTT LDO

If power inputs are not S0, MEMVTT_EN can be used to disable MEMVTT in sleep.

Okay to turn off 5V and leave 1.8V powered in S3.



Memory Vtt Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001

SCALE	SHT	OF
NONE	31	81

8 7 6 5 4 3 2 1

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

III NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TER, INC.	D	051-6941	07
-----------	---	----------	----

	NONE	31	81
--	------	----	----

1



DDR2 Vref

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 07001
	SCALE NONE	SHT 32	OF 81



FCTSEL	FCTSEL0	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST*
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	SPREAD	SPREAD	SRCT0	SRCC0
1	1	OFF	LOW	SRCT0	SRCC0

* FOR EXT. GRAPHIC SYSTEM

CLOCKS

SYNC_MASTER=MSYNC_DATE=09/08/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051-6941

REV. 07001

SCALE NONE

SHT 33

OF 81



NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
#	0	0	0	266M
#	0	0	1	133M
#	0	1	0	166M
	0	1	1	200M
	1	0	0	100M
	1	0	1	333M
	1	1	0	400M
	1	1	1	RESERVED

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

Clock Termination

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6941

REV.

07001

SCALE


NONE

SHT

34

OF

81



Mobile Clocking

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





ELECTRICAL CONSTRAINT SET		NET TYPE	
		SPACING	PHYSICAL
PROVIDED		ENETCONN	ENET_100D
		ENETCONN	ENET_100D
		ENETCONN	ENET_100D
BY		ENETCONN	ENET_100D
		ENETCONN	ENET_100D
		ENETCONN	ENET_100D
ETHERNET		ENETCONN	ENET_100D
		ENETCONN	ENET_100D
		ENETCONN	ENET_100D
PHY		ENETCONN	ENET_100D
		ENETCONN	ENET_100D
		ENETCONN	ENET_100D

Page Notes


Power aliases required by this page:

- =PP2V5_ENET
- =GND_CHASSIS_ENET

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001
SCALE	SHT	OF
NONE	38	81

```

INPUT
=PP3V3_S0_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
=PP3V3_S0_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
PCI_GNT3_L - PCI GRANT FROM SB
PCI_CLK_FW - NEED TO REFERENCE TO ALIAS PAGE
PCI_RST_L - PCI RESET FROM SB
FW_PC0 - FIREWIRE POWER CLASS IDENTIFIER

```

PCI_AD<0...31>	PCI_C_BE_L<0...3>	PCI_FRAME_L	PCI_IRDY_L	PCI_TRDY_L				
PCI_DEVSSEL_N	PCI_STOP_L	PCI_PAR	PCI_PERR_L	PCI_SERR_L				
FW_A_TPA_P/N	FW_A_TPB_P/N	FW_A_TPBIA5	-	PORT 0	FIREWIRE	DIFF	PAIRS	
FW_B_TPA_P/N	FW_B_TPB_P/N	FW_B_TPBIA5	-	PORT 1	FIREWIRE	DIFF	PAIRS	
FW_C_TPA_P/N	FW_C_TPB_P/N	FW_C_TPBIA5	-	PORT 2	FIREWIRE	DIFF	PAIRS	

```

PCI_REQ3_L - PCI REQUEST TO SB
PM_CLKRUN_L - CLOCK-RUN PCI PROTOCOL
INT_PIRQD_L - INTERRUPT TO SB
PCI_PME_FW_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)

```

[illegible]

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER
------	----------------




SIZE D	DRAWING NUMBER 051-6941	REV. 07001
SCALE NONE	SHT 39	OF 81

Page Notes

Power aliases required by this page:
- =PPBUS_S0_FWPWSW (system supply for bus power)
- =PP3V3_S0_FWPORTPWSW

Signal aliases required by this page:
- =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
(NONE)



FireWire Port Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001
SCALE	SHT	OF
NONE	40	81

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	FW	FW_110D
BY	FW	FW_110D
PHY	FW	FW_110D
PAGE	FW	FW_110D

Page Notes

Power aliases required by this page:

- =PPFW_PORT1
- =PP3V3_S5_FWLATEVG
- =GND_CHASSIS_FW_PORT1

Signal aliases required by this page:

(NONE)



NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:

(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)



PORT 1 1394A

CRITICAL
J4620
1394A
F-RT-TH-LF

TP0 (TPA+)
TP0# (TPA-)
TPI (TPB+)
TPI# (TPB-)

VP
VGND

514-0255

=GND_CHASSIS_FW_PORT1.

2nd TPA/TPB pair unused


FW_B TPBIAS = NC FW_B TPBIAS
FW_B TPA P = NC FW_B TPAP
FW_B TPA N = NC FW_B TPAN
FW_B TPB P = NC FW_B TPBP
FW_B TPB N = NC FW_B TPBN

3rd TPA/TPB pair unused


FW_C TPBIAS = NC FW_C TPBIAS
FW_C TPA P = NC FW_C TPAP
FW_C TPA N = NC FW_C TPAN
FW_C TPB P = NC FW_C TPBP
FW_C TPB N = NC FW_C TPBN

FW Power Class Strap


Single-port system sets PC=0



Late-VG Protection Power



Caps may not be necessary at all.
NO STUFFed for the moment.



FireWire Ports

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001
SCALE	SHT	OF
NONE	41	81




Top-Case Connector




516S0350

Camera Connector



518S0371

Bluetooth (M13P) & SATA HDD Flex Connector




516S0350

Internal USB Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 07001
	SCALE NONE	SHT 42	OF 81



External USB Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 07001
	SCALE NONE	SHT 43	OF 81



Left I/O Board Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001
SCALE	SHT	OF
NONE	44	81






SMC Reset Button / Brownout Detect




Silk: "SMC RST"

SMC Crystal Circuit




Debug Power Button




Silk: "PWR BTN"

SMC AVREF Supply




SMC PWRGD Circuit



Reports when 5V S5 and 3.3V S5 are in regulation



SMC 1.05V to 3.3V Level Shifting



SMC 3.3V to 1.05V Level Shifting



SMC Support

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001
SCALE	SHT	OF
NONE	47	81



LPC+ Debug Connector

SYNC_MASTER=M42 SYNC_DATE=07/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE











II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.


SIZE D	DRAWING NUMBER 051-6941	REV. 07001
SCALE NONE	SHT 48	OF 81





Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits



Current & Voltage Sensing

SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
----------------------	--------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------


D	051-6941	07001
---	----------	-------

D	001 00 11	0.001
---	-----------	-------


SCALE	SHT	OF
	10	21

NONE	50	81
------	----	----


Left ALS "Connector"



Right ALS Circuit



Keyboard LED Driver



ALS Support

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051-6941

REV. 07001

SCALE NONE

SHT 52

OF 81



Fan Connectors

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE		SHT	OF
NONE		53	81



PAGE NOTES

INPUT

=PP3V3_S3_SMS - 3.3V POWER FOR SMS (STAYS ALIVE IN SLEEP)
SMS_ONOFF_L - CONNECT TO SMC TO BE ABLE TO PUT SMS INTO LOW-POWER MODE

OUTPUT

SMS_ACC_*_AXIS - ACCELEROMETER OUTPUT TO SCU

PAGE HISTORY

5/19/2005 : FIRST REVISION OF PAGE
7/28/2005 : REMOVED BOARD AND UPDATED SYMBOL TO KXM52-2050
7/28/2005 : CONNECTED PD PIN TO SMC'S SMS_ONOFF_L

SMS

SYNC_MASTER=(M42) SYNC_DATE=07/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE
NONE


D


DRAWING NUMBER
051-6941

SHT
54

REV.
07001

OF
81






Connect to RUNSS pins to control outputs.
If unconnected, powers up with VIN.
NOTE: Be aware of pull-ups to VIN on these signals.

5V / 1.5V Power Supply
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT		OF
	NONE		57 81



2.5V & 1.2V Regulators

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



1.8V S3 Current Sense

Placement Note:
Keep C7890, R7890,
R7894 and R7897
close to inductor

Vout = 1.81V
17A max output
(Q7820 limit)

$V_{out} = 0.6V * (1 + R_a / R_b)$

1.8V Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE		SHT	OF
NONE		59	81



3.3V S5 Regulator

1.05V S0 Regulator

1.05V Current Sense

3.3V / 1.05V Power Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 07001
	SCALE NONE	SHT 60	OF 81



3.3V G3Hot Supply

SYNC_MASTER=(MASTER)SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE		SHT	OF
NONE		61	81



Apple Logo

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6941

REV.

07001

SCALE

NONE

SHT

63

OF

81

PBus-In & Battery Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0


Power Control Signals




5V S3 FET




5V S0 FET




2.5V S0 FET




3.3V S3 FET




3.3V S0 FET



1.8V S0 FET




1.2V S0 FET



1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




Unused PG00D Signals

=P5VP1V5 PG00D	=TP P5V P1V5 PG00D
=P2V5S3 PG00D	=TP P2V5S3 PG00D
=P1V8S3 PG00D	=TP P1V8S3 PG00D
=P1V2S3 PG00D	=TP P1V2S3 PG00D

These rails are monitored by LTC2908

Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation



LTC2908 threshold is 95% (4.75V, 3.135V, 2.375V, 1.71V, 1.14V, 0.86V)

S3/S0 FETs & Power Control

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001
SCALE	SHT	OF
NONE	64	81



ATI M56 PCI-E

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 07001
	SCALE NONE	SHT 65	OF 81



GPU VCore Supply

GPU VCore Current Sense




Placement Note:
Keep C8590, R8590,
R8594 and R8597
close to inductor

Vout = 1.08V / 1.00V
17A max output
(Q8520 limit)

$$V_{out(10w)} = 0.6V * (1 + R_a / R_b)$$
$$V_{out(high)} = 0.6V * (1 + R_a / R_{eq})$$
$$R_{eq} = R_b || R_c$$

Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active.
When inactive, provides VDDC to BBP pins.
NOTE: BBP tracks VDDC based on GPU voltage GPIO.




$$V_{out(10w)} = 0.59V * (1 + R_a/R_b)$$
$$V_{out(high)} = 0.59V * (1 + R_a/R_{eq})$$
$$R_{eq} = R_b || R_c$$

Pull-up voltage must be high enough to
satisfy BBP FET Vgs (where Vs = 1.2V)
FDC796N max Vgs is 3.0V
Vin must be > 4.2V

Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.5V when active.
When inactive, provides VSS to BBN pins.



GPU (M56) Core Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 07001
	SCALE NONE	SHT 66	OF 81

Page Notes

Power aliases required by this page:
- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



ATI M56 Core Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
	SCALE	SHT	OF
	NONE	67	81

Page Notes

Power aliases required by this page:
- =PP1V8R2V0_S0_FB_GPU

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



ATI M56 Frame Buffer I/F

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001
SCALE	SHT	OF
NONE	68	81





Page Notes

Power aliases required by this page:

- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

GDDR3 Frame Buffer B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6941

REV.

07001

SCALE



NONE

SHT

71

OF


81



```
Power aliases required by this page:
- =PP3V3_GPU_GPIOS
- =PP2V5_PVDD
- =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:
- =I2C_GPU_TMDS_SDA - I2C data line for
external TMDS transmitters
- =I2C_GPU_TMDS_SCL - I2C clock line for
external TMDS transmitters

BOM options provided by this page:
(NONE)
```



Page Notes

Power aliases required by this page:


- =PP2V5_S0_GPU
- =PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

ATI M56 Video Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001
SCALE	SHT	OF
NONE	73	81



NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	
VGA	VGA	GPU_R2	73 75
VGA	VGA	GPU_G2	73 75
VGA	VGA	GPU_B2	73 75
LVDS	LVDS	LVDS_U_CLK_P	73 74
LVDS	LVDS	LVDS_U_CLK_N	73 74
LVDS	LVDS	LVDS_U_DATA_P<2...0>	73 74
LVDS	LVDS	LVDS_U_DATA_N<2...0>	73 74
LVDS	LVDS	LVDS_L_CLK_P	73 74
LVDS	LVDS	LVDS_L_CLK_N	73 74
LVDS	LVDS	LVDS_L_DATA_P<2...0>	73 74
LVDS	LVDS	LVDS_L_DATA_N<2...0>	73 74
TMDS	TMDS	TMDS_CLK_P	73 75 81
TMDS	TMDS	TMDS_CLK_N	73 75 81
TMDS	TMDS	TMDS_DATA_P<5...3>	73 75 81
TMDS	TMDS	TMDS_DATA_N<5...3>	73 75 81
TMDS	TMDS	TMDS_DATA_P<2...0>	73 75 81
TMDS	TMDS	TMDS_DATA_N<2...0>	73 75 81

Internal Display Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 07001
	SCALE NONE	SHT 74	OF 81



TMDs Filtering

Place series R's close to GPU, other parts near connector.

VGA SYNC BUFFERS

DVI DDC CURRENT LIMIT

(55mA requirement per DVI spec)

DVI INTERFACE

ANALOG FILTERING

PLACE CLOSE TO CONNECTOR

3V LEVEL SHIFTERS

External Display Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-6941

07001

SCALE

NONE

SHT

75

OF

81

D

C

B

A

D

C

B



	1
--	---

	8	7	6	5	4	3	2	1
D	Date - Radar # - Description DMS Release #03000 (RFA #394758) 2005/08/11 - 4214109 - Changed J4931 to proper 518S0342 part. 2005/08/12 - 4231030 - Changed pinout of J4960, added placement notes. Changes from Proto Branch (DMS Release #04000): 2005/08/27 - 4230219 - Changed Y3301 to non-obsoleteled part. 2005/08/27 - 4235208 - Changed value of R7707 to fix 2.5V S3 supply. 2005/08/27 - 4235213 - Changed R8305, R8310, R8315 to slow down FET RCs. 2005/08/27 - 4235401 - Moved a few pins at L10 BTB connector. 2005/08/27 - 4227325 - Removed S0 option for camera, now S3-only. 2005/08/27 - 4227369 - Removed SMC options for display/backlight, now GPU-only. 2005/08/27 - 4225433 - Changed PBUS voltage sense circuit. 2005/08/28 - 4217535 - Added Left ALS FFC connector. 2005/08/28 - 4232563 - Changed analog video from Y/C/Comp to G2/R2/B2. 2005/08/28 - 4235203 - Changed BOM settings to stuff R2251. 2005/08/28 - 4217524 - Added LEFT ALS connector (J6430). 2005/08/28 - 4217535 - OMITs and tables to change 4-pin WTB connector parts. 2005/08/28 - 4221973 - Added pull-up for SB GPIO22 (REQ4#). 2005/08/28 - 4225369 - Changed ISL6269 PVCC aliases, added RC for 3.3V S5. 2005/08/28 - 4225433 - Changed PBUS Voltage Sense circuit. 2005/08/28 - 4227322 - Changed FW323 PCI_VIOS pin from 3.3V S0 to 3.3V S3. 2005/08/28 - 4235179 - OMIT and table to change 8-pin DC-In connector to 6-pin. 2005/08/28 - 4235179 - Changed PBUS net names to merge PBUS A & PBUS B. 2005/08/28 - 4232715 - Added FireWire ISense resistor, changed INA193 to INA194. 2005/08/28 - 4235217 - Added RC on Q3820 gate to slow down ODD FET turn-on. 2005/08/28 - 4225369 - OMITs and tables for staged LeMenu BOM approach. 2005/08/28 - 4227323 - Repinned Top-Case Flex connector. DMS Checkin #04001 2005/08/29 - 4235179 - Changed J8200 to proper 6-pin part. 2005/08/29 - 4232826 - Changed MEM_ODT* from RPAKs to discrete Rs. 2005/08/29 - 4217524 - Changed R6430 from 4.5K to 3.5K. 2005/08/29 - 4237119 - Changed L10 5V S3 to 5V S5. 2005/08/29 - 4225369 - Changed 3.3V S5 sequence to follow 5V S5 PG00D. 2005/08/29 - 4227336 - Changed Y5920 to 197S0169. 2005/08/29 - 4227309 - Resolved sync issues with M38 (SB page 21). 2005/08/29 - 4227310 - Resolved sync issues with M38 (SB page 22). 2005/08/29 - 4227312 - Resolved sync issues with M38 (SB page 23). 2005/08/29 - 4227322 - Sync page 44 with M42 to fix FW power net S-states. 2005/08/29 - 4227332 - Resolved sync issues with M38 (SMC page 58). 2005/08/29 - 4227335 - Changed U5900 to resolve ROHS issue. DMS Checkin #04002 2005/08/30 - 4225433 - Fixed voltage divider values in PBUS VSense circuit. 2005/08/30 - 4217535 - Removed BOM tables and OMITs for new 4-pin WTB connector. 2005/08/31 - 4214109 - Reversed pinout of J4931 to match updated PCB footprint. 2005/08/31 - 4227328 - Added ESD protection diode on right USB port. 2005/08/31 - 4223808 - Various power supply R/C updates, plus some R/C adds. 2005/08/31 - 4227315 - Changed BSA bus pull-ups from 2K to 10K. 2005/08/31 - 4237025 - Added R8824 and R8827 for GPU memory configuration straps. DMS Checkin #04003 2005/08/31 - 4240157 - Corrected pinout at SATA/BT conn (J4960) to match flex. 2005/08/31 - 4240150 - Swapped PCIE Mini Card R2D/D2R connections at J5500. 2005/08/31 - 4232563 - Corrected net properties on R2/G2/B2 nets. 2005/08/31 - 4227306 - Swapped primary & alt part numbers for CPU VCore caps. 2005/08/31 - 4240300 - Changed C6455 to a smaller part for cost & MCO. 2005/08/31 - 4240486 - Power line width & neck reductions at PCB request. 2005/08/31 - 4240257 - Swapped some top & bottom EMC connections at DVI connector. DMS Checkin #04004 2005/08/31 - 4227328 - Changed EMI caps from 50V to 16V to fid in ESD protection. DMS Checkin #04005 2005/09/02 - 4241087 - Fixed pinout of USB D+/D- at camera connector to match FHB. 2005/09/02 - 4243269 - Inverted GPU VCore control, adjusted supply R values. 2005/09/02 - 4244019 - Moved GPU-related power alias from PP3V3_S0 to PP3V3_S0_GPU. 2005/09/02 - 4240486 - Adjusted line/neck widths, changed J4931 to 518S0371. DMS Checkin #04006 2005/09/03 - 4232534 - Fixed documentation of battery address on I2C page. 2005/09/03 - 4244484 - Changed P1V5S0_RUNSS circuit to work properly in G3Hot. 2005/09/03 - 4244539 - Added GPUVCORE_PG00D to 1.2V, 1.8V, & 2.5V S0 sequence. 2005/09/03 - 4227315 - Changed SMBus pull-ups to 4.7K. 2005/09/03 - 4232534 - Added notes for power supplies and connectors. DMS Checkin #04007 2005/09/06 - 4240486 - Removed NO_TEST property from GPU HSYNC and VSYNC. 2005/09/06 - 4246683 - Removed NO_STUFF option from R8805 per ATI request. 2005/09/06 - 4232534 - Fixed label BOM tables to call out proper EEE #'s. DMS Release #05000-07000 (Proto 2 releases) 2005/09/08 - 4247941 - Net property & name changes to support PCB/ICT requests. 2005/09/08 - 4248911 - Sync with M38 & M42 2005/09/08 - 4214493 - Combined RTC coin cell diodes into dual-diode package. 2005/09/08 - 4229560 - First implementation of Physical Security Guidelines. 2005/09/16 - 4256660 - Updated FUNC_TEST property for merged PBUS. 2005/09/16 - 4229560 - Changed FW PCI REQ/GNT pair for Physical Security. 2005/09/20 - 4214847 - Updated L1970 (old part no longer exists in library). 2005/09/26 - 4239505 - Updated J4200 (old part no longer exists in library). 2005/09/26 - 4274915 - Thermal sensor BOM updates from Proto 2 MLB branch. 2005/09/26 - 4274915 - U6301 part number updated to M1 development BootROM.							
C								
B								

Revision History

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6941

REV.

07001

SCALE

NONE

SHT

77

OF

81

GDDR3 (Frame Buffer) Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FB_35S_TO_55S	*	Y	=35_OHM_SE	=55_OHM_SE	=35_55_OHM_SE	=STANDARD	=STANDARD
FB_40S	*	Y	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
FB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FB_75D	*	Y	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FB_ADCTRL	*	=2.5:1_SPACING
FB_CLK	*	=2.5:1_SPACING
FB_DATA	*	=2.5:1_SPACING

ADDR/CTRL lines should route 35-ohms to T, then 55-ohms to each VRAM device.

CTRL lines are 55-ohm single-ended impedance.

DQ/DQM/DQS lines are 40-ohm single-ended impedance.

NOTE: CLK lines are specified in Layout Guide as 40-ohm single-ended. We treat as 75-ohm differential.
NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"

SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADEON-05), Sections 7 & 8.1.2.

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TMDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
VGA_75S	*	Y	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
LVDS	*	=3:1_SPACING
TMDS	*	=3:1_SPACING
VGA	*	15 MIL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
LVDS_PAIR2PAIR	*	25 MIL
TMDS_PAIR2PAIR	*	25 MIL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	LVDS	*	LVDS_PAIR2PAIR
TMDS	TMDS	*	TMDS_PAIR2PAIR

LVDS and TMDS signals are 100-ohm +/- 10% differential impedance.

LVDS and TMDS pairs should be kept at least 25 mils apart.

Ground shields can be used around each pair if spacing cannot be met.

VGA should be routed as close to 75-ohms single-ended impedance as possible.

VGA signals should be kept at least 15 mils from other traces.

Ground shields recommended around VGA signals.

NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"

SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADEON-05), Sections 7 & 8.1.2.

High-Speed I/O Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
FW_110D	*	Y	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
ENET	*	=3:1_SPACING
Fw	*	=3:1_SPACING

note

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
PCI	*	=2:1_SPACING

More System Constraints

SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
----------------------	--------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001

SCALE	SHT	OF
NONE	79	81

	8	7	6	5	4	3	2	1
	M1 Board-Specific Spacing & Physical Constraints							
	BOARD LAYERS				BOARD AREAS		BOARD UNITS (ALL OF MM)	ALLEGRA OVERSIGHT
	TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA		MM	15.2
D	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	12.7 MM	0 MM	0 MM
	STANDARD	*	Y	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT
C	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	55_OHM_SE	TOP, BOTTOM	Y	0.100 MM	0.100 MM			
	55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
C	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	50_OHM_SE	TOP, BOTTOM	Y	0.124 MM	0.124 MM			
	50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
C	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	45_OHM_SE	TOP, BOTTOM	Y	0.150 MM	0.150 MM			
	45_OHM_SE	*	Y	0.105 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD
C	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	40_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
	40_OHM_SE	*	Y	0.131 MM	0.131 MM	=STANDARD	=STANDARD	=STANDARD
C	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	35_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.230 MM			
	35_OHM_SE	*	Y	0.165 MM	0.165 MM	=STANDARD	=STANDARD	=STANDARD
C	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	27P4_OHM_SE	TOP, BOTTOM	Y	0.335 MM	0.335 MM			
	27P4_OHM_SE	*	Y	0.240 MM	0.240 MM	=STANDARD	=STANDARD	=STANDARD
C	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	35_55_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.100 MM			
	35_55_OHM_SE	*	Y	0.165 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
C	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	75_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
B	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	70_OHM_DIFF	*	Y	0.149 MM	0.149 MM	=STANDARD	0.125 MM	0.125 MM
	70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM
B	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	75_OHM_DIFF	*	Y	0.131 MM	0.131 MM	=STANDARD	0.125 MM	0.125 MM
	75_OHM_DIFF	TOP, BOTTOM	Y	0.161 MM	0.161 MM		0.125 MM	0.125 MM
B	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	80_OHM_DIFF	*	Y	0.115 MM	0.111 MM	=STANDARD	0.125 MM	0.125 MM
	80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM
B	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	85_OHM_DIFF	*	Y	0.101 MM	0.101 MM	=STANDARD	0.125 MM	0.125 MM
	85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM
A	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	90_OHM_DIFF	*	Y	0.102 MM	0.102 MM	=STANDARD	0.220 MM	0.220 MM
	90_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM
A	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	100_OHM_DIFF	*	Y	0.080 MM	0.080 MM	=STANDARD	0.200 MM	0.200 MM
	100_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM
A	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	110_OHM_DIFF	*	Y	0.076 MM	0.076 MM	=STANDARD	0.330 MM	0.330 MM
	110_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM
	8	7	6	5	4	3	2	1

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
DEFAULT	*	0.1 MM
STANDARD	*	=DEFAULT
BGA_P1MM	*	=DEFAULT
BGA_P2MM	*	=DEFAULT
BGA_P3MM	*	=DEFAULT

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FB_CLK	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

Allow 0.1 MM on blind-to-buried via dogbones (layers 2 & 11)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
1.5:1_SPACING	*	0.15 MM
1.8:1_SPACING	*	0.18 MM
2:1_SPACING	*	0.2 MM
2.5:1_SPACING	*	0.25 MM
3:1_SPACING	*	0.3 MM
4:1_SPACING	*	0.4 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
1.5:1_SPACING	ISL2, ISL11	0.1 MM
1.8:1_SPACING	ISL2, ISL11	0.1 MM
2:1_SPACING	ISL2, ISL11	0.1 MM
2.5:1_SPACING	ISL2, ISL11	0.1 MM
3:1_SPACING	ISL2, ISL11	0.1 MM
4:1_SPACING	ISL2, ISL11	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
CLK_FSB	ISL2, ISL11	0.1 MM
CLK_PCIE	ISL2, ISL11	0.1 MM
CLK_MED	ISL2, ISL11	0.1 MM
CLK_SLOW	ISL2, ISL11	0.1 MM
CPU_COMP	ISL2, ISL11	0.1 MM
CPU_GTLREF	ISL2, ISL11	0.1 MM
CPU_VCCSENSE	ISL2, ISL11	0.1 MM
DMI	ISL2, ISL11	0.1 MM
LVDS_PAIR2PAIR	ISL2, ISL11	0.1 MM
MEM_20OTHER	ISL2, ISL11	0.1 MM
PCIE	ISL2, ISL11	0.1 MM
SATA	ISL2, ISL11	0.1 MM
TMDS_PAIR2PAIR	ISL2, ISL11	0.1 MM
VGA	ISL2, ISL11	0.1 MM

Rules for "Topology #3" for FSB signals, Napa DG tables 4-7 & 4-12.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FSB_ADDR OVERRIDE	* OVERRIDE	=2:1_SPACING OVERRIDE
FSB_ADDR2ADDR OVERRIDE	* OVERRIDE	=STANDARD OVERRIDE
FSB_ADSTB OVERRIDE	* OVERRIDE	=2:1_SPACING OVERRIDE
FSB_ADDR2ADSTB OVERRIDE	* OVERRIDE	=2:1_SPACING OVERRIDE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FSB_DATA OVERRIDE	* OVERRIDE	=2:1_SPACING OVERRIDE
FSB_DATA2DATA OVERRIDE	* OVERRIDE	=STANDARD OVERRIDE
FSB_DSTB OVERRIDE	* OVERRIDE	=2:1_SPACING OVERRIDE
FSB_DATA2DSTB OVERRIDE	* OVERRIDE	=2:1_SPACING OVERRIDE

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS	*	LVDS_100D
TMDS	*	TMDS_100D
TMDSCONN	*	TMDS_100D
VGA	*	VGA_75S

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
MEM_20OTHER OVERRIDE	* OVERRIDE	0.5 MM OVERRIDE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENETCONN	*	*	ENET
TMDSCONN	*	*	TMDS

"Stale" physical / spacing types

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ANALOG	*	*	FSB_COMMON
FSB_P2MM	*	*	FSB_COMMON
I2C	*	*	SMB
GND	*	*	STANDARD
MEM_PP1V8_S3	*	*	STANDARD
FB_PP1V8	*	*	STANDARD

FSB_ANALOG	
FSB_P2MM	
I2C	
GND	
MEM_PP1V8_S3	
FB_PP1V8	
PCI	PCI_55S

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.100 MM OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MEM_70D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.100 MM OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.100 MM OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE

M1 Spacing & Physical Constraints
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-6941	REV. 07001
SCALE NONE	SHT 80	OF 81

