

Compal Confidential

A4WAD MB Schematic Document

LA-C871P

Rev: 1.0

2015.07.13

DAX

Part Number	Description
DA6001ED010	PCB 1DS LA-C871P REV1 MB 1

A4WAD_PCB_REV10

PCB@


DAZ

Part Number	Description
DAZ1DS00100	PCB A4WAD LA-C871P LS-C341P

A4WAD_PCB_Panelization

@

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/12/31	Deciphered Date	2016/12/31	Title	Cover Sheet	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 1.0
				Date:	Monday, July 13, 2015	
				Sheet	1	of 60



Fan Control
page 42

DP to VGA
Realtek RTD2168
page 32

HDMI
PS8407A
page 31

Skylake H PROCESSOR
BGA1440
(42X28) (SKL-H_2+2)
Processor
page 06~13

Memory BUS
Dual Channel

Interleaved Memory

204pin DDR3L-SO-DIMM X1
BANK 0, 1, 2, 3
page 14

204pin DDR3L-SO-DIMM X1
BANK 4, 5, 6, 7
page 15

Nvidia N16x
with DDR3 x4
page 23~29

NGFF
WLAN
USB port 7
page 37

LAN(GbE)/ Card Reader
Realtek 8411B
page 35

Card Reader
2 in 1 (SD)
page 36

RJ45 conn.
page 36

RTC CKT.
page 21

Power On/Off CKT.
page 40

DC/DC Interface CKT.
page 43

Power Circuit DC/DC
page 44~58

Sub Board

LS-C341P
USB+Audio/B
page 38

SATA HDD
Conn.
page 37

SATA CDROM
Conn.
page 37

Touch Pad
PS2 / I2C
page 40

ENE
KB9022/9032
page 39

TPM
page 39

Int.KBD
page 40

USB 3.0
conn x2
USB port 1,2
page 38

USB 2.0
conn x1
USB/B (port 3)
page 38

CMOS
Camera
USB port 9
page 30

USBx8

HD Audio
3.3V 24MHz

HDA Codec
ALC283/255
page 41

Touch
Screen
I2C (PORT1)
USB port 8
page 30

Int. Speaker
page 41

Int. MIC
page 41

UAI
on Sub/B
page 38

SPI ROM x2
page 17

SPI Touch

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/12/31	Deciphered Date	2016/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagrams	
Date: Monday, July 13, 2015		Sheet 2 of 61		Rev 1.0	

Board ID Table for AD channel

Vcc	3.3V +/- 5%				
Ra	100K +/- 5%				
Board ID	Rb	V _{BI} D min	V _{BI} D typ	V _{BI} D max	EC AD3
0	0	0 V	0 V	0.300 V	0x00 - 0x0B
1	12K +/- 1%	0.347 V	0.345 V	0.360 V	0x0C - 0x1C
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1D - 0x26
3	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x27 - 0x30
4	27K +/- 1%	0.691 V	0.702 V	0.713 V	0x31 - 0x3B
5	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3C - 0x46
6	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x47 - 0x54
7	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64

BOM Structure Table

BOM Option Table		BOM Option Table	
Item	BOM Structure	Item	BOM Structure
Unpop	@	dGPU	VGA@
Connector	CONN@	N16S-GT	SGT@
EMC requirement	EMC@	N16V-GM	VGM@
EMC requirement depop	@EMC@	Non GPU CG6 funct i on	NGC6@
CODEC(ALC255)	255@	GPU CG6 funct i on	GC6@
CODEC(ALC283)	283@	VRAM BOM Select	X76@
SPI ROM 8M*2	8M_DUAL@	DMIC*1	DMIC@
SPI ROM 8M*1	8M_SINGLE@	For Acer IOAC	IOAC@
UMA only	UMA@	No Acer IOAC	NIOAC@
TPM	TPM@		
CMC	CMC@		
Keyboard backlight	KB@		
LPC MODE for EC	LPC@		
ESPI MODE for EC	ESPI@		
BA Serial	BA@		

I2C Address Table (TBC)

BUS	Device	Address(7 bit)	Address(8bit)	
			Write	Read
I2C_0 (+3VS)	Touch Panel	reserved		
I2C_1 (+3VS)	TM-P2969-001 (Touch Pad)	0x2C		
	SB8787-1200 (Touch Pad)	0x15		
PCH_SMBCLK (+3VALW)	DIMM1	0xA0		
	DIMM2	0xA4		
	LIS3DHTR(G-sensor)	0x30		
PCH_SML1CLK (+3VALW)	N16S-GT (VGA)	0x9E		
	RTD2168 (CRT)	reserved		
	EC			
EC_SMB_CK1 (+3VLP)	BQ24780 (Charger IC)	0x12		
	BATTERY PACK	0x16		

43 level BOM table

43 Level	Description	BOM Structure
4319YYBOL01	SMT MB AC871 A4WAD QHR7 1.6G UMA HDMI	QHR7@/1DMIC@/255@/8M_SINGLE@/BA@/EMC@/IOAC@/KB@/LPC@/PCB@/PCH@/TPM@/XDP@/ES@/UMA@
4319YYBOL02	SMT MB AC871 A4WAD QHR7 1.6G GM2G HDMI	QHR7@/1DMIC@/255@/8M_SINGLE@/BA@/EMC@/IOAC@/KB@/LPC@/PCB@/PCH@/TPM@/XDP@/ES@/VGA@/VGM@/NGC6@/X7601@
4319YYBOL03	SMT MB AC871 A4WAD QHPW 2.2G GM2G HDMI	QHPW@/1DMIC@/255@/8M_SINGLE@/BA@/EMC@/IOAC@/KB@/LPC@/PCB@/PCH@/TPM@/XDP@/ES@/VGA@/VGM@/NGC6@/X7601@
4319YYBOL04	SMT MB AC871 A4WAD QHPW 2.2G GT2G HDMI	QHPW@/1DMIC@/255@/8M_SINGLE@/BA@/EMC@/IOAC@/KB@/LPC@/PCB@/PCH@/TPM@/XDP@/ES@/VGA@/SGT@/GC6@/X7603@/

Power State


STATE	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	ON	OFF	OFF	OFF

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	0.4
4	0.5
5	0.6
6	0.7
7	0.8

Voltage Rails (TBC)

Power Plane	Description	S0	S3	S4	S5
+RTCVCC	RTC Battery Power	ON	ON	ON	ON
VIN	Adapter power supply	N/A	N/A	N/A	N/A
BATT+	Battery power supply	N/A	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit.	N/A	N/A	N/A	N/A
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON	ON
+5VALW	+5V Always power rail	ON	ON	ON	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON	ON*
+3VALW_DSW	+3VALW power for PCH DSW rails	ON	ON	ON	ON
+3VALW_PCH	+3VALW power for PCH power rails	ON	ON	ON	ON*
+3VALW_SPI	+3VALW_PRIM supply for the SPI IO	ON	ON	ON	ON
+1.0VALW	+1.0V Always power rail	ON	ON	ON	ON
+1.35V_VDDQ	DDRIML/L-RS +1.35V power rail	ON	ON	OFF	OFF
+1.0V_VCCSTU	Sustain voltage for processor in Standby modes	ON	ON	OFF	OFF
+5VS	System +5V power rail	ON	OFF	OFF	OFF
+3VS	System +3V power rail	ON	OFF	OFF	OFF
+1.0VS_VCCSTG	+1.0VALW_PRIM Gated version of VCCST	ON	OFF	OFF	OFF
+0.675VS_VTT	DDR +0.675VS power rail for DDR terminator .	ON	OFF	OFF	OFF
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF	OFF
+VCC_GT	Sliced graphics power rail	ON	OFF	OFF	OFF
+VCCIO	CPU IO power rail	ON	OFF	OFF	OFF
+VCC_SA	System Agent power rail	ON	OFF	OFF	OFF
+3VSDGPU_AON	+3VS power rail for GPU(AON rails)	ON	OFF	OFF	OFF
+3VSDGPU_MAIN	+3VS power rail for GPU GC62.0	ON	OFF	OFF	OFF
+VGA_CORE	Core voltage for VGA	ON	OFF	OFF	OFF
+1.8VSDGPU	+1.8VS power rail for GPU	ON	OFF	OFF	OFF
+1.5VSDGPU	+1.5VS power rail for GPU	ON	OFF	OFF	OFF
+1.05VSDGPU	+1.05VS power rail for GPU	ON	OFF	OFF	OFF
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.					



POWER ON




S3 Resume


POWER OFF

Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2014/12/31	Deciphered Date		2016/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								
						Size	Document Number	Rev
						A4WAD M/B LA-C871P		
Date:		Monday, July 13, 2015		Sheet	5	of 61		


#	XDP Signal	Target Signal	I/O	Device	XDP Signal	Target Signal	I/O	Device
26	OSD_A3	OSD_A3	NA	60	OSD_A3	OSD_A3	NA	System
Notes: * These signals are optional, and will be left as OPEN/Closed. See XDP_A3SETG for details on additional module pin-out. * Signals in the XDP_A3SETG are optional.								
1	XDP_A3	See XDP_A3SETG	NA	2	END	END	NA	NA
2	OSD_A1	OSD_A1	NA	1	OSD_A1	OSD_A1	NA	System
3	OSD_A1	OSD_A1	NA	4	OSD_A1	OSD_A1	NA	System
4	OSD_A1	OSD_A1	NA	8	END	END	NA	NA
5	OSD_A1	OSD_A1	NA	16	OSD_A1	OSD_A1	NA	System
6	OSD_A1	OSD_A1	NA	32	OSD_A1	OSD_A1	NA	System
7	OSD_A1	OSD_A1	NA	64	END	END	NA	NA
8	OSD_A1	OSD_A1	NA	128	OSD_A1	OSD_A1	NA	System
9	OSD_A1	OSD_A1	NA	256	OSD_A1	OSD_A1	NA	System
10	OSD_A1	OSD_A1	NA	512	OSD_A1	OSD_A1	NA	System
11	OSD_A1	OSD_A1	NA	1024	OSD_A1	OSD_A1	NA	System
12	OSD_A1	OSD_A1	NA	2048	OSD_A1	OSD_A1	NA	System
13	OSD_A1	OSD_A1	NA	4096	OSD_A1	OSD_A1	NA	System
14	OSD_A1	OSD_A1	NA	8192	OSD_A1	OSD_A1	NA	System
15	OSD_A1	OSD_A1	NA	16384	OSD_A1	OSD_A1	NA	System
16	OSD_A1	OSD_A1	NA	32768	OSD_A1	OSD_A1	NA	System
17	OSD_A1	OSD_A1	NA	65536	OSD_A1	OSD_A1	NA	System
18	OSD_A1	OSD_A1	NA	131072	OSD_A1	OSD_A1	NA	System
19	OSD_A1	OSD_A1	NA	262144	OSD_A1	OSD_A1	NA	System
20	OSD_A1	OSD_A1	NA	524288	OSD_A1	OSD_A1	NA	System
21	OSD_A1	OSD_A1	NA	1048576	OSD_A1	OSD_A1	NA	System
22	OSD_A1	OSD_A1	NA	2097152	OSD_A1	OSD_A1	NA	System
23	OSD_A1	OSD_A1	NA	4194304	OSD_A1	OSD_A1	NA	System
24	OSD_A1	OSD_A1	NA	8388608	OSD_A1	OSD_A1	NA	System
25	OSD_A1	OSD_A1	NA	16777216	OSD_A1	OSD_A1	NA	System
26	OSD_A1	OSD_A1	NA	33554432	OSD_A1	OSD_A1	NA	System
27	OSD_A1	OSD_A1	NA	67108864	OSD_A1	OSD_A1	NA	System
28	OSD_A1	OSD_A1	NA	134217728	OSD_A1	OSD_A1	NA	System
29	OSD_A1	OSD_A1	NA	268435456	OSD_A1	OSD_A1	NA	System
30	OSD_A1	OSD_A1	NA	536870912	OSD_A1	OSD_A1	NA	System
31	OSD_A1	OSD_A1	NA	1073741824	OSD_A1	OSD_A1	NA	System
32	OSD_A1	OSD_A1	NA	2147483648	OSD_A1	OSD_A1	NA	System
33	OSD_A1	OSD_A1	NA	4294967296	OSD_A1	OSD_A1	NA	System
34	OSD_A1	OSD_A1	NA	8589934592	OSD_A1	OSD_A1	NA	System
35	OSD_A1	OSD_A1	NA	17179869184	OSD_A1	OSD_A1	NA	System
36	OSD_A1	OSD_A1	NA	34359738368	OSD_A1	OSD_A1	NA	System
37	OSD_A1	OSD_A1	NA	68719476736	OSD_A1	OSD_A1	NA	System
38	OSD_A1	OSD_A1	NA	137438953472	OSD_A1	OSD_A1	NA	System
39	OSD_A1	OSD_A1	NA	274877906944	OSD_A1	OSD_A1	NA	System
40	OSD_A1	OSD_A1	NA	549755813888	OSD_A1	OSD_A1	NA	System
41	OSD_A1	OSD_A1	NA	1099511627776	OSD_A1	OSD_A1	NA	System
42	OSD_A1	OSD_A1	NA	2199023255552	OSD_A1	OSD_A1	NA	System
43	OSD_A1	OSD_A1	NA	4398046511104	OSD_A1	OSD_A1	NA	System
44	OSD_A1	OSD_A1	NA	8796093022208	OSD_A1	OSD_A1	NA	System
45	OSD_A1	OSD_A1	NA	17592186044416	OSD_A1	OSD_A1	NA	System
46	OSD_A1	OSD_A1	NA	35184372088832	OSD_A1	OSD_A1	NA	System
47	OSD_A1	OSD_A1	NA	70368744177664	OSD_A1	OSD_A1	NA	System
48	OSD_A1	OSD_A1	NA	140737488355328	OSD_A1	OSD_A1	NA	System



Interleaved Memory







Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/12/31		Deciphered Date		2016/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SKL-H(2/9)DDRIII					
						Size		Document Number		Rev	
						Custom		A44WD M/B LA-C871P		1.0	
						Date:		Monday, July 13, 2015		Sheet 7 of 61	



Reference SKL EDS 0.85 Table 6-8CFG
signals internal PH default value = 1

	Description
CFG[0]	Stall reset sequence after PCU PLL lock until de-asserted - 1 = (Default) Normal Operation; - 0 = Stall.
CFG[4]	Enable eDP - 1 = Disabled. - 0 = Enabled.
CFG[7]	PEG Training: - 1 = (default) PEG Train immediately following RESET# de assertion. - 0 = PEG Wait for BIOS for training
CFG[1] CFG[3] CFG[8:19]	Reserved configuration lane.



PCIe pore assign	Config. Signals		
	CFG[6]	CFG[5]	CFG[2]
1 x 16	1	1	1
1 x 16 reverse	1	1	0
2 x 8	1	0	1
2 x 8 * reverse	1	0	0
1 x 8 + 2 x 4	0	0	1
1x8+2x4 reverse	0	0	0



SVID ALERT



SVID DATA








Security Classification	Compal Secret Data		Title	
Issued Date	2014/12/31	Deciphered Date	2016/12/31	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Monday, July 13, 2015				Sheet 9 of 61

Compal Electronics, Inc.


SKL-H(4/9)CLK,GPIO

A4WAD M/B LA-C871P









NOTE:
VCCPLL_OC is allowed to be turned off during S3 & DS3 if it is not powered directly from VDDQ



+1.35V_VDDQ_CPU : 10UF/6.3V/0603 *10
22UF/6.3V/0603 * 4
update CRB cap QTY


RVP11 47u*1,10u*7,1u*3
CAP place on PWR side.


RVP11
PWR NEED PROVIDE
0.95V FOR VCCIO



CPU_CORE/VCCGT/VCCSA decoupling capacitor place to PWR side




Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2014/12/31	Deciphered Date	2016/12/31	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					SKL-H(6/9)POWER			
					Size	Document	Number	Rev
					Custom		A4WAD M/B LA-C871P	1.0
					Date:	Monday, July 13, 2015	Sheet 11 of 61	






Layout Note: Place near JDIMM1




Note: Check voltage tolerance of VREF_DQ at the DIMM socket



Security Classification		Compal Secret Data		Compal Electronics, Inc. DDR3L DIMMA	
Issued Date	2014/12/31	Deciphered Date	2016/12/31		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title DDR3L DIMMA	
				Size Document Number Custom A4WAD M/B LA-C871P	
				Date: Monday, July 13, 2015	
				Sheet	14 of 61



Place near to SO-DIMM connector.



10mils

+0.675V_DDR_VREFCA

RD12
0.402_5%

+1.35V_VDDQ

RD11
1K_0.402_1%

+0.675V_VREFCA

RD13
1K_0.402_1%

CD45
2.2uH_0.402_16V7K





CD46
0.022uH_0.402_16V7K

RD14
1K_0.402_1%

RD15
24.9_0.402_1%


Place near to SO-DIMM connector.

Security Classification		Compal Secret Data		Compal Electronics, Inc. DDR3L DIMMB	
Issued Date	2014/12/31	Deciphered Date	2016/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	1.0
Date: Monday, July 13, 2015				Sheet	15 of 61
A4WAD M/B LA-C871P					



#546884 P.231 PCIE_RCOMP/PCIE_RCOMP
B0=4 W=12-15 S=12 R=106ohm


NGFF WL+BT(KEY E)
GLAN+CR



CHECK ACER DVR for port use
12/08 Change Port, follow DVR1044_R1.03


CHECK ACER DVR for port use
12/08 Change Port, follow DVR1044_R1.03



reference PDG1.0 50-30






3.4 Intel SKYLAKE two chip.

Lane	USB Port	ACER 2015	Rebin_SLS (A8WAD)
Lane1	USB3 Port1	SC0C Port1	USB3 (Left up)
Lane2	USB3 Port2	SC0C Port2	USB3 (Left down)
Lane3	USB3 Port3	SC0C Port3	USB3 (Left up)
Lane4	USB3 Port4	SC0C Port4	USB3 (Left down)
Lane5	USB3 Port5	SC0C Port5	USB3 (Left up)
Lane6	USB3 Port6	SC0C Port6	USB3 (Left down)
Lane7	USB3 Port7	SC0C Port7	USB3 (Left up)
Lane8	USB3 Port8	SC0C Port8	USB3 (Left down)
Lane9	USB3 Port9	SC0C Port9	USB3 (Left up)
Lane10	USB3 Port10	SC0C Port10	USB3 (Left down)
Lane11	USB3 Port11	SC0C Port11	USB3 (Left up)
Lane12	USB3 Port12	SC0C Port12	USB3 (Left down)
Lane13	USB3 Port13	SC0C Port13	USB3 (Left up)
Lane14	USB3 Port14	SC0C Port14	USB3 (Left down)
Lane15	USB3 Port15	SC0C Port15	USB3 (Left up)
Lane16	USB3 Port16	SC0C Port16	USB3 (Left down)
Lane17	USB3 Port17	SC0C Port17	USB3 (Left up)
Lane18	USB3 Port18	SC0C Port18	USB3 (Left down)
Lane19	USB3 Port19	SC0C Port19	USB3 (Left up)
Lane20	USB3 Port20	SC0C Port20	USB3 (Left down)
Lane21	USB3 Port21	SC0C Port21	USB3 (Left up)
Lane22	USB3 Port22	SC0C Port22	USB3 (Left down)
Lane23	USB3 Port23	SC0C Port23	USB3 (Left up)
Lane24	USB3 Port24	SC0C Port24	USB3 (Left down)
Lane25	USB3 Port25	SC0C Port25	USB3 (Left up)
Lane26	USB3 Port26	SC0C Port26	USB3 (Left down)
Lane27	USB3 Port27	SC0C Port27	USB3 (Left up)
Lane28	USB3 Port28	SC0C Port28	USB3 (Left down)
Lane29	USB3 Port29	SC0C Port29	USB3 (Left up)
Lane30	USB3 Port30	SC0C Port30	USB3 (Left down)
Lane31	USB3 Port31	SC0C Port31	USB3 (Left up)
Lane32	USB3 Port32	SC0C Port32	USB3 (Left down)
Lane33	USB3 Port33	SC0C Port33	USB3 (Left up)
Lane34	USB3 Port34	SC0C Port34	USB3 (Left down)
Lane35	USB3 Port35	SC0C Port35	USB3 (Left up)
Lane36	USB3 Port36	SC0C Port36	USB3 (Left down)
Lane37	USB3 Port37	SC0C Port37	USB3 (Left up)
Lane38	USB3 Port38	SC0C Port38	USB3 (Left down)
Lane39	USB3 Port39	SC0C Port39	USB3 (Left up)
Lane40	USB3 Port40	SC0C Port40	USB3 (Left down)
Lane41	USB3 Port41	SC0C Port41	USB3 (Left up)
Lane42	USB3 Port42	SC0C Port42	USB3 (Left down)
Lane43	USB3 Port43	SC0C Port43	USB3 (Left up)
Lane44	USB3 Port44	SC0C Port44	USB3 (Left down)
Lane45	USB3 Port45	SC0C Port45	USB3 (Left up)
Lane46	USB3 Port46	SC0C Port46	USB3 (Left down)
Lane47	USB3 Port47	SC0C Port47	USB3 (Left up)
Lane48	USB3 Port48	SC0C Port48	USB3 (Left down)
Lane49	USB3 Port49	SC0C Port49	USB3 (Left up)
Lane50	USB3 Port50	SC0C Port50	USB3 (Left down)
Lane51	USB3 Port51	SC0C Port51	USB3 (Left up)
Lane52	USB3 Port52	SC0C Port52	USB3 (Left down)
Lane53	USB3 Port53	SC0C Port53	USB3 (Left up)
Lane54	USB3 Port54	SC0C Port54	USB3 (Left down)
Lane55	USB3 Port55	SC0C Port55	USB3 (Left up)
Lane56	USB3 Port56	SC0C Port56	USB3 (Left down)
Lane57	USB3 Port57	SC0C Port57	USB3 (Left up)
Lane58	USB3 Port58	SC0C Port58	USB3 (Left down)
Lane59	USB3 Port59	SC0C Port59	USB3 (Left up)
Lane60	USB3 Port60	SC0C Port60	USB3 (Left down)
Lane61	USB3 Port61	SC0C Port61	USB3 (Left up)
Lane62	USB3 Port62	SC0C Port62	USB3 (Left down)
Lane63	USB3 Port63	SC0C Port63	USB3 (Left up)
Lane64	USB3 Port64	SC0C Port64	USB3 (Left down)
Lane65	USB3 Port65	SC0C Port65	USB3 (Left up)
Lane66	USB3 Port66	SC0C Port66	USB3 (Left down)
Lane67	USB3 Port67	SC0C Port67	USB3 (Left up)
Lane68	USB3 Port68	SC0C Port68	USB3 (Left down)
Lane69	USB3 Port69	SC0C Port69	USB3 (Left up)
Lane70	USB3 Port70	SC0C Port70	USB3 (Left down)
Lane71	USB3 Port71	SC0C Port71	USB3 (Left up)
Lane72	USB3 Port72	SC0C Port72	USB3 (Left down)
Lane73	USB3 Port73	SC0C Port73	USB3 (Left up)
Lane74	USB3 Port74	SC0C Port74	USB3 (Left down)
Lane75	USB3 Port75	SC0C Port75	USB3 (Left up)
Lane76	USB3 Port76	SC0C Port76	USB3 (Left down)
Lane77	USB3 Port77	SC0C Port77	USB3 (Left up)
Lane78	USB3 Port78	SC0C Port78	USB3 (Left down)
Lane79	USB3 Port79	SC0C Port79	USB3 (Left up)
Lane80	USB3 Port80	SC0C Port80	USB3 (Left down)
Lane81	USB3 Port81	SC0C Port81	USB3 (Left up)
Lane82	USB3 Port82	SC0C Port82	USB3 (Left down)
Lane83	USB3 Port83	SC0C Port83	USB3 (Left up)
Lane84	USB3 Port84	SC0C Port84	USB3 (Left down)
Lane85	USB3 Port85	SC0C Port85	USB3 (Left up)
Lane86	USB3 Port86	SC0C Port86	USB3 (Left down)
Lane87	USB3 Port87	SC0C Port87	USB3 (Left up)
Lane88	USB3 Port88	SC0C Port88	USB3 (Left down)
Lane89	USB3 Port89	SC0C Port89	USB3 (Left up)
Lane90	USB3 Port90	SC0C Port90	USB3 (Left down)
Lane91	USB3 Port91	SC0C Port91	USB3 (Left up)
Lane92	USB3 Port92	SC0C Port92	USB3 (Left down)
Lane93	USB3 Port93	SC0C Port93	USB3 (Left up)
Lane94	USB3 Port94	SC0C Port94	USB3 (Left down)
Lane95	USB3 Port95	SC0C Port95	USB3 (Left up)
Lane96	USB3 Port96	SC0C Port96	USB3 (Left down)
Lane97	USB3 Port97	SC0C Port97	USB3 (Left up)
Lane98	USB3 Port98	SC0C Port98	USB3 (Left down)
Lane99	USB3 Port99	SC0C Port99	USB3 (Left up)
Lane100	USB3 Port100	SC0C Port100	USB3 (Left down)





Follow 543016_SKL_U_Y_PD6_0_9



Functional Strap Definitions

SMBALERT# / GPP_C2
int. PD
0 = Disable Intel ME (TLS) (Default)
1 = Enable Intel ME (TLS)

SML0ALERT# / GPP_C5
int. PD
0 = LPC is selected for EC. (Default)
1 = eSPI is selected for EC.

SML1ALERT# / PCHHOT# / GPP_B23
int. PD

SPKR / GPP_B14
int. PD
0 = Disable " Top Swap" mode (Default)
1 = Enable " Top Swap" mode.

HDA_SDO
int. PD
0 = Enable security measures defined in the Flash Descriptor. (Default)
1 = Disable Flash Descriptor Security (override).

DDPB_CTRLDATA / GPP_I6
int. PD
0 = Port B is not detected.
1 = Port B is detected. (Default)

DDPC_CTRLDATA / GPP_I8
int. PD
0 = Port C is not detected.
1 = Port C is detected. (Default)

DDPD_CTRLDATA / GPP_I10
int. PD
0 = Port D is not detected. (Default)
1 = Port D is detected.

VGA
HDMI



(32) PCH_DP1_HPD
(31) PCH_DP2_HPD

(30) PCH_EDP_HPD

WAKE# (DSX wake event)
10 KO pull-up to VccS V0_3
The pull-up is required even if PCIe* interface
is not used on the plat f or m

(S0-DIMM, G-sensor)



(VGA, EC, RTD2168)



PD6_0_71 requirement PH to +3V_PCH
10/14 Dan

(EC, RTD2168)

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2014/12/31				PCH(3/7)GPIO,SMBUS			
Deciphered Date				2016/12/31				A4WAD M/B LA-C871P			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title				Rev 1.0			
Size				Document Number				Date: Monday, July 13, 2015			
Custom				Sheet				18 of 61			






Security Classification		Compal Secret Data		Compal Electronics, Inc. PCH(4/7)CLK	
Issued Date	2014/12/31	Deciphered Date	2016/12/31		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
Document Number		A4WAD M/B LA-C871P			
Date:	Monday, July 13, 2015	Sheet	19	of	61

Functional Strap Definitions

GSPi1_MOSI / GPP_B22
 int. PD
 Boot BIOS Destination
 0 = SPI (Default)
 1 = LPC






GSPi0_MOSI / GPP_B18
 int. PD
 0 = Disable " No Reboot " mode (Default)
 1 = Enable " No Reboot " mode (PGH will disable the TCO
 Timer system reboot feature).




VGA_ID	GPP_D9
SGT	0
VGM	1

RANK_ID	GPP_D10
DR	0
SR	1



Project ID	Project_ID1 GPP_D12	Project_ID0 GPP_D11
* A4WAD	0	0
Reserved	0	1
Reserved	1	0
Reserved	1	1




Power Rail	Voltage
+CHGRTC	3.383V(MAX)
BAT54C(VF)	240 mV
+3VL_RTC	3.143V
Result : Pass	



Security Classification		Compal Secret Data		Compal Electronics, Inc. PCH(7/7)GND		
Issued Date	2014/12/31	Deciphered Date	2016/12/31			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				Size Custom	Document Number	Rev
				A4WAD M/B LA-C871P		1.0
Date:	Monday, July 13, 2015	Sheet	22	of	61	



VRAM Interface




NV 15x DG-06803-V03

GPU Package Type	Capacitor Type	Footprint		Population	Location	
GB2B-64 DDR3	0.1 µF	X7R	0402	2	2	Under GPU
	1 µF	X7R	0603	2	2	Under GPU
	4.7 µF	X6S	0603	2	2	Under GPU
	10 µF	X5R	0805	1	1	Near GPU
	22 µF	X5R	0805	1	1	Near GPU

GPU Package Type	Capacitor Type		Footprint	Population	Location
GB2B-64	1.0 µF	X6S	0402	1	Under GPU
	4.7 µF	X6S	0603	1	Near GPU
	10 µF	X5R	0805	1	Midway between GPU and Power Supply
	22 µF	X5R	0805	1	Midway between GPU and Power Supply


change to 1.35VSDGPU



GPU Package	Rail	Capacitor Type		Footprint	Population		Location
GB2B-64 GB4B-128 GB3-256	3V3_MAIN	0.1µF	X6S	0402	2	2	Under GPU
		1µF	X5R	0603	1	1	Near GPU
		4.7µF	X5R	0603	1	1	Near GPU
GB2B-64 GB4B-128 GB3-256	3V3_AON	0.1µF	X6S	0402	1	1	Under GPU
		1µF	X5R	0603	1	1	Near GPU
		4.7µF	X5R	0603	1	1	Near GPU

Capacitor Type		Footprint	Population	Location
0.1 μF	X5R	0402	1	Near GPU
4.7 μF	X5R	0603	2	Near GPU

Capacitor Type		Footprint	Population	Location
0.1 μF	X6S	0402	1	Under GPU
1.0 μF	X5R	0603	1	Near GPU
4.7 μF	X5R	0805	1	Near GPU




GPU Package Type	Capacitor Type		Footprint		Population	Location	Comments
GB2B-64	4.7 μ F	X6S	0603	10	10	Under GPU	
	1 μ F	X6S	0402	4	4	Under GPU	
	47 μ F	X5R	0805	1	1	Near GPU	
	22 μ F	X5R	0805	1	1	Near GPU	
	4.7 μ F	X5R	0805	5	5	Near GPU	
	330 μ F	POS	7343	1	1	Near GPU	ESR ≤ 6 m Ω

		GPU Core	FB Total	1.05V Total
		—	1.5/1.35V	1.05V
Products	VRM Type	(A)	(A)	(A)
N155-GM	DDR3/L	48.11	4.23	0.91
N155-GT	DDR3/L	60.07	4.26	0.91



Power Supply Rail	N15V-GM-S
	DDR3/L
(V)	(A)
GPU Core Max	51.50
FB Total	4.25
PEXVDD	2.29

	N15V-GL
Power Supply Rail	DDR3
(V)	(A)
GPU Core Max	28.26
FB Total	4.07
PEXVDD	1.82

VRAM DDR3 chips





LOW BIT



Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE_L	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
	LOW	HIGH


Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type		Population		Location
		FBVDDQ	FBVDD	
FBVDD/Q Combined				
0.1 µF	X7R	0402	2	Under DRAM
1.0 µF	X7R	0603	4	Under DRAM
10 µF	X5R	0805	0	Close to DRAM





DDR3	Command Bit	Default Pull-down
	ODTx	10k
	CKEx	10k
	RST	10k
	CS*	No Termination

VRAM DDR3 chips





HIGH BIT










Mode_D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE_L	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		

LOW HIGH


Command Bit	Default Pull-down
ODT#x	10k
CKE#x	10k
RST	10k
CS*	No Termination




LCD POWER CIRCUIT



Place closed to JEDP1




LED PANEL Conn.




Touch Screen

I2C Touch Screen





SPI touch RST follow CRB #544669 P.8

Camera



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/12/31		Deciphered Date		2016/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						eDP CONN.					
						Size Custom		Document Number		Rev	
						Date: Monday, July 13, 2015		Sheet 30 of 61		1.0	
						A4WAD M/B LA-C871P					






Address:(layout guide P.11)
Please reserve slave address of
0x64/0x65 and 0x68/0x69 for RTD2168' s use

		POL_SDA	
POL_SCL	0	X	EP
	1	*ROM	EEPROM


ROM: Internal ROM
EP: Programmed external EC
EEPROM: External ROM



LDO_EN:
*1: Internal 1.2V
0: External 1.2V




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2014/12/31	Deciphered Date	2016/12/31	Title
					CRT Realtek RTD2168
		THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size Custom
					Document Number
					A4WAD M/B LA-C871P
					Rev 1.0
					Date: Monday, July 13, 2015
					Sheet 32 of 61

CRT conn.





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2014/12/31	Deciphered Date	2016/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		CRT Connector			Rev 1.0
Size Custom	Document Number	A4WAD M/B LA-C871P			Date
	Monday, July 13, 2015	Sheet	33	of	61

LAN-RTL8411B




	Protect cotact		Card contact
	Write protect (Lock)	Write Enable (Unlock)	
Card Uninsert	Open	Open	Open
Card insert	Open	Close	Close

LAN Connector





Card Reader Connector




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/12/31		Deciphered Date		2016/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						LAN RJ45/CR SD Connector					
						Size	Document Number		Rev		
						Custom	A4WAD M/B LA-C871P		1.0		
						Date:	Monday, July 13, 2015		Sheet	35 of 61	

Wireless LAN



NGFF WL+BT (KEY E)

74	3.3V	GND	75
72	3.3V	RESERVED/REFCLKN1	73
70	UIM_Power_SPC/GPIO/PEWake1#	RESERVED/REFCLKP1	71
68	UIM_Power_SNK/CLKREQ1#	GND	69
66	UIM_SWP/PERST1#	Reserved/PERn1	67
64	RESERVED	Reserved/PERp1	65
62	ALERT# (IO/3.3)	GND	63
60	DC CLK (IO/3.3)	Reserved/PERnL	61
58	DC DATA (IO/3.3)	Reserved/PERpL	59
56	W_DISABLE#1 (O/3.3V)	GND	57
54	Reserved/W_DISABLE#2 (O/3.3V)	PEWakeOn (IO/3.3V)	55
52	PERST0# (O/3.3V)	CLKREQ0# (IO/3.3V)	53
50	SUSCLK(32KHz) (O/3.3V)	GND	51
48	CODEX1 (IO/0/1.8V)	REFCLKN0	49
46	CODEX2 (IO/0/1.8V)	REFCLKP0	47
44	CODEX3 (IO/0/1.8V)	GND	45
42	VENDOR DEFINED	PERn0	43
40	VENDOR DEFINED	PERp0	41
38	VENDOR DEFINED	GND	39
36	UART RTS (IO/0/1.8V)	PERn0	37
34	UART CTS (IO/0/1.8V)	PERp0	35
32	UART Tx (IO/0/1.8V)	GND	33
22	UART Rx (IO/0/1.8V)	SDIO Reset# (IO/0/1.8V)	23
20	UART Wake# (IO/0/3.3V)	SDIO Wake# (IO/0/1.8V)	21
18	GND	SDIO DAT3 (IO/0/1.8V)	19
16	LED#1 (V/CO)	SDIO DAT2 (IO/0/1.8V)	17
14	PCM_OUT/ISD SD_OUT (IO/0/1.8V)	SDIO DAT1 (IO/0/1.8V)	15
12	PCM_IN/ISD SD_IN (IO/0/1.8V)	SDIO DAT0 (IO/0/1.8V)	13
10	PCM_SYNC/ISD WS (IO/0/1.8V)	SDIO CMD (IO/0/1.8V)	11
8	PCM_CLK/ISD SCK (IO/0/1.8V)	SDIO CLK (IO/0/1.8V)	9
6	LED#1 (V/CO)	GND	7
4	3.3V	USB_D-	5
2	3.3V	USB_D+	3
1	GND	GND	1




3.4-8.4-3.1.7.1. UART Wakeup

The UART power management protocol supports the following 4-wire and 5-wire interfaces:


- ☐ ~~RDX~~ **UART_RXD** (Input): Receive Data
- ☐ ~~RTX~~ **UART_TXD** (Output): Transmit Data
- ☐ **UART_RTS** (Input): Request to Send (Host Flow Control)
- ☐ **UART_CTS** (Output): Clear to Send (Device Flow Control)
- ☐ ~~Host Wake-Up~~ **UART_Wake#** (Output): Host wake-up line is optional in case the host support in band wake-up

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/12/31	Deciphered Date	2016/12/31	Title		
				M.2 Key E (WLAN)		
				Size	Document Number	Rev
				Custom	A4WAD M/B LA-C871P	1.0
				Date	Monday, July 13, 2015	Sheet 36 of 61

SATA HDD Conn.






SATA ODD Conn.






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2014/12/31	Deciphered Date	2016/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		HDD/ODD/ HDD Re-Driver		Document Number	Rev
				A4WAD M/B LA-C871P	1.0
Date:		Monday, July 13, 2015		Sheet	37 of 61

USB3.0 (Port 1)




USB3.0 (Port 2)




USB Host Charger








CB	SELCDP	
0	X	DCP(Dedicated Charging Port) autodetect with mouse/keyboard wakeup
1	0	S0 charging with SDP(Standard Downstream Port) only
1	1	S0 charging with CDP(Charging Downstream Port) or SDP only

Del L28,L30 for DFX request
Check with EMI 0709




USB/B (USB Port 3, + AUDIO)







Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2014/12/31		Deciphered Date		2016/12/31		Title		EC ENE-KB9012A4/KB9022	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size		Document Number	
								Custom		A4WAD M/B LA-C871P	
								Date		Monday, July 13, 2015	
								Sheet		39 of 61	
								Rev		1.0	

TP/B Conn.



Lid Switch



Dual Amber+Blue

LTST-S115TBKF-CA (SC50000C500)


Vf @ 5 mA :

UDS: 1.7 ~ 2.3V
(3.3-1.7)/300=5.71 mA
(3.3-2.5)/300=5.57 mA
R min: 100 ohm
R max 700 ohm

CB5: 2.65~3.05V
(3.3-2.65)/50=13.00 mA
(3.3-3.05)/100=5.0 mA
R min: 50 ohm
R max:475 ohm



LED

Battery LED




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2014/12/31	Deciphered Date	2016/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB & TP & TPM Connector & LED		
				Size	Document Number	Rev
				Customer	A4WAD M/B LA-C871P	1.
				Date:	Monday, July 13, 2015	Sheet 40 of 61


Screw Hole




G-Sensor reserved for BA serial



Reset Circuit




Debug SW




Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2014/12/31	Deciphered Date	2016/12/31	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN & Screw Hole & G-Sensor				
				Size		Document Number		Rev
				Custom		A4WAD M/B LA-C871P		1.0
				Date:		Mowad July 13, 2015		Sheet


DC & VGA Interface




For Power Of f Sequence





+3VS to +3VSDGPU_AON for GPU




+3VS to +3VSDGPU_MAIN for GC6-2.0




3VSDGPU_MAIN_EN From GPU




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/12/31	Deciphered Date	2016/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface	
				Size	Document Number
				A4WAD M/B LA-C871P	
Date:	Monday, July 13, 2015	Sheet	43	of	61
				Rev	1.0



Security Classification	Compal Secret Data			Title	
Issued Date	2014/12/31	Deciphered Date	2016/12/31	PWR DCIN / Pre-charge	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				A4WAD M/B LA-C871P	
				Date:	Monday, July 13, 2015
				Sheet	44 of 61





2013/07/23
change PC5 and PC6 function field from 37.1 to 47.1



For KB9022 sense 20mΩ	Active	Recovery
65W PR206 6.19K ohm	84.5W, 0.54V	65W, 0.42V
90W PR206 12.4K ohm	117W, 0.54V	90W, 0.42V

PH1 under CPU bottom side :
CPU thermal protection at 93 +/-3 degree C
Recovery at 56 +/-3 degree C



For 65W adapter====>action 84.5W, recovery 65W
65W:

$$\begin{aligned} I_{ada} &= 0 \sim 3.42A \quad (65W/19V = 3.42A) \\ ADP_I &= 20 * I_{ada} * R_{sense} \\ &= 20 * 3.42 * 0.01 = 0.6842V \\ VCIN1_PROCHOT &= 0.6842 * 10 / (10 + x) = 0.42V \\ PR206 = x &= 6.291k \quad ohm \end{aligned}$$


$$\begin{aligned} 84.5W: \\ I_{ada} &= 0 \sim 4.447A \quad (84.5W/19V = 4.447A) \\ ADP_I &= 20 * I_{ada} * R_{sense} \\ &= 20 * 4.447 * 0.01 = 0.8895V \\ VCIN1_PROCHOT &= 0.8895 * 10 / (10 + x) = 0.55V \\ PR206 = x &= 6.17k \quad ohm \end{aligned}$$

For 90W adapter====>action 117W, recovery 90W
90W:

$$\begin{aligned} I_{ada} &= 0 \sim 4.737A \quad (90W/19V = 4.737A) \\ ADP_I &= 20 * I_{ada} * R_{sense} \\ &= 20 * 4.737 * 0.01 = 0.9474V \\ VCIN1_PROCHOT &= 0.9474 * 10 / (10 + x) = 0.42V \\ PR206 = x &= 12.56k \quad ohm \end{aligned}$$

$$\begin{aligned} 117W: \\ I_{ada} &= 0 \sim 6.158A \quad (117W/19V = 6.158A) \\ ADP_I &= 20 * I_{ada} * R_{sense} \\ &= 20 * 6.158 * 0.01 = 1.232V \\ VCIN1_PROCHOT &= 1.232 * 10 / (10 + x) = 0.55V \\ PR206 = x &= 12.39k \quad ohm \end{aligned}$$

+19VB_5V




2013/06/07
Add for ENE9022 Battery Voltage drop detection.
Connect to ENE9022 pin64 AD1.

VAL50/ZAL20 Battery is 3-cell NVDC design.
B+=9V
Change PR12=50k if Battery is 2-cell NVDC design
B+=6V



Security Classification	Compal Secret Data		Title	
Issued Date	2014/12/31	Deciphered Date	2016/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Monday, July 13, 2015				Sheet 45 of 61

SY8208B_V2.mdd
SY8208C_V2.mdd



I_{peak}=5.85A
I_{max}=4.1A
I_{ocp}=8A

Vout is 3.234V~3.366V




I_{peak}=7.4A
I_{max}=5.18A
I_{ocp}=10A

Security Classification		Compal Secret Data		Compal Electronics, Inc. PWR-3.3VALWP/5VALWP	
Issued Date	2014/12/31	Deciphered Date	2016/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document	Number
				A4WAD M/B LA-C871P	
Date:	Monday, July 13, 2015	Sheet	47	of	61

RT8207M_V1.mdd	For Single layer
RT8207M_V2.mdd	For Dual layer

0.675Volt +/- 5%
TDC 0.7A
Peak Current 1A



Switching Frequency: 285kHz
Ipeak=10A
Iocp~13A
OVP: 110%~120%
VFB=0.75V, Vout=1.3545V
MOSFET footprint: SIS412DN


Mode	Level	+0.675VSP	VTTREF_1.35V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off

Security Classification		Compal Secret Data		Compal Electronics, Inc.									
Issued Date		2014/12/31		Deciphered Date		2016/12/31		Title					
								RT8207P					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size		Document Number		Revision	
								Custom		A4WAD M/B LA-C871P			
Date:								Monday, July 13, 2015		[Sheet 48 of 61]			


SYX196D_V3.mdd

EN pin don't floating
If have pull down resistor at HW side, pls delete PR702


$$\begin{aligned} V_{out} &= 0.6V * (1 + R_{up}/R_{down}) \\ V_{out} &= 0.6V * (1 + 13.7k/20k) \\ V_{out} &= 1.011V \end{aligned}$$

```
Function Field :
VCCEDPIO : IC-35.21 , others - 35.22
VCCEDRAM : IC-35.25 , others - 35.26
```

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/12/31	Deciphered Date	2016/12/31	Title	VCCP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				C	A4WAD M/B LA-C871P	1
Date: Monday, July 13, 2015				Sheet	49	of 61




$V_{out} = 0.8V * (1 + R_{up}/R_{down})$

$V_{out} = 0.8V * 1.884 = 1.507V$

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/12/31	Deciphered Date	2016/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	1.0
				Date: Monday, July 13, 2015	Sheet 50 of 61





SYX196D_V3.mdd

Timing diagram for VR_ON and SUSP# signals. The diagram shows two waveforms: VR_ON (top) and SUSP# (bottom). VR_ON is a square wave with a period of 100ns and a duty cycle of 50%. SUSP# is a square wave with a period of 100ns and a duty cycle of 50%. The signals are connected to a circuit diagram. The circuit includes a 1K 0402 5% resistor (PR95) connected between VR_ON and SUSP#. A 1M 0402 5% resistor (PR96) is connected between SUSP# and EN_LVS_VCCIO. A 0.1uF 0402 5% capacitor (PC98) is connected between EN_LVS_VCCIO and ground. The circuit is powered by a 3.3V supply (VR_ON) and a 1.8V supply (SUSP#). The output EN_LVS_VCCIO is connected to a 3.3V supply. The circuit is labeled 'check delay time with Hw'.




VFB=0.6V
Vout=0.6V* (1+Rup/Rdown) Ipeak=5.35A
Vout=0.6V* (1+11.8k/20k) Iocp=6A
Vout=0.95V

Security Classification		Compal Secret Data		Compal Electronics, Inc. TPS62134	
Issued Date	2014/12/31	Deciphered Date	2016/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				A4WAD M/B LA-C871P	
Date	Monday, July 13, 2015		Sheet	51	of 61




+VCCCORE
 TDC 64A
 Peak Current 60A
 OCP current 76A
 Load line mV/A
 FSW=400kHz
 DCR 0.98mohm
 H/S Rds(on) : 6.7mohm , 8.5mohm
 L/S Rds(on) : 3mohm , 3.7mohm

+VCCGT
 TDC 49A
 Peak Current 55A
 OCP current 61A
 Load line mV/A
 FSW=400kHz
 DCR 0.98mohm
 H/S Rds(on) : 6.7mohm , 8.5mohm
 L/S Rds(on) : 3mohm , 3.7mohm




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/12/31	Deciphered Date	2016/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				TBD	
				Size B	Rev 1.0
Date: Monday, July 13, 2015		Sheet 54 of 61		Document Number A4WAD M/B LA-C871P	




Module model information

SY8032_V2.mdd



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2014/12/31		2016/12/31		SY8032	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Rev	
C		Document Number		1.0	
		A4WAD M/B LA-C871P			
Date: Monday, July 13, 2015		Sheet 56 of 61			

EN High Threshold = 1.6V



Security Classification	Compal Secret Data			Compal Electronics, Inc. NVIDIA VGA CORE		
Issued Date	2014/12/31	Deciphered Date	2016/12/31	Title	NVIDIA VGA CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custm	A4WAD M/B LA-C871P	1.0
				Date:	Monday, July 13, 2015	Sheet 58 of 61

Page 1 of 1
for PWR

Security Classification				Compal Secret Data				Compal Electronics, Inc. PIR			
Issued Date		2014/11/10		Deciphered Date		2016/12/31		Title		Document Number A4WAD M/B LA-C817P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size Custom Date: Monday, July 13, 2015		Rev 1.0 Sheet 59 of 61	

Item	Page	Title	Date	Solution Description		Phase	Rev.
1	6	CMC	3/17	Change XDP to CMC	Change JXDP1 CIS symbol to CMC CIS Symbol(JPCMC1) Rerouting RPC1, RPC2, RPC3, RC56 Del CC1,CC2,CC70,JXDP1,RC12,RC14, RC16,RC18,RC48,RC49,RC50,RC51, RC53,RC54,RC55,RC7,RC9,RPH10 Add JPCMC1,RC59	DVT	0.2
2	9,18,19	CPU,PCH	3/17	change XDP to CMC CONN, reserved test point	Add T3820,T3821,T3822,T3823	DVT	0.2
3	7	CPU	3/17	549401_549401_SKL_H_S_Plat_SMI_WP_Rev0_93	UC1.AU5 UC1.AR8 <DDR_ALERT#> Not used at DDR3L. Tied to GND.	DVT	0.2
4	17	PCH	3/17	Reserved path for TP_INT	Add RH148 0R @	DVT	0.2
5	17	SPI	3/17	546765_546765_2015WW09_Skylake_MOW_Rev_1_0	Change RH28 to @	DVT	0.2
6	31	HDMI	3/17	Reduce unuse part	Del R4962,R4963,R4975	DVT	0.2
7	34	LAN	3/17	Reserved path for +3V_LAN	Add R4984 @ 0_0805_5%	DVT	0.2
8	36	WLAN (M.2)	3/17	follow A4WAS (Requie from Acer) Separate M.2 pin32 and 46 for Intel WLAN 3165	Change "E51RXD_P80CLK_R" to JNGFF1.46	DVT	0.2
9	39	Board ID	3/17	Board ID change to DVT	Change R4903 from 0_0402_5% to 12K_0402_5%	DVT	0.2
10	40	LED	3/17	Follow A4WAD LED Light adjust report	change R1 to 750_0402_1% change R2 to 820_0402_1% change R3 to 180_0402_1% change R6 to 150_0402_1%	DVT	0.2
11	42	BI SW	3/17	Reserved for memory door on D-Cover, place BOT Side	Add SW5 @	DVT	0.2
12	9	PCH	3/20	follow PCH EDS Rev1.5 USB2_ID,USB_VBUSSENSE PD	Add RH149,RH150 1k_0402_5% to GND	DVT	0.2
13	39	EC	3/20	Reserved TPT PU RES	Del R4908,R4910	DVT	0.2
14	39	LID	3/30	EC doesn't internal PU	Change R618 to stuf f	DVT	0.2
15	20	G Sensor	4/1	Reserved	Reserved RH151 PD 100K @ to "G_INT#"	DVT	0.2
16	19	X'TAL	4/8	Change Common part	Change YH1 to S CRYSTAL 32.768KHZ CM7V-T1A9.0PF20PPM	DVT	0.2
17	19	X'TAL	4/8	Follow X'TAL test report	Change CH13 to 10p , CH14 to 8.2p	DVT	0.2
18	19	X'TAL	4/8	Follow X'TAL test report	Change CH11,CH12 to 15p	DVT	0.2
19	18	SMBUS	4/13	Follow INTEL PDG	Change RPH8,RPH9 to 2.2K_0804_8P4R_5%	DVT	0.2
20	41	PC BEEP	4/13	Colay PC_BEEP to EC	Change R2138 to stuf f	DVT	0.2
21	23	NV SMBus	4/13A	Follow INTEL PDG,already conf ir m with NV D A	Change R2000,R2001 to 4.7K_0402_1%	DVT	0.2
22	21	PCH	5/18	Recommend to follow intel PDG decoupling requirement.	add CH54 1u_0402 for UH1.W15 "+3VALW_DSW" change UH1.V28 & AC17 connected to "+1.0VALW_MPHY"	PVT	0.3

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/11/10	Deciphered Date	2016/12/31	Title	PIR-HW1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number A4WAD M/B LA-C871P
				Date: Monday, July 13, 2015	Sheet 60 of 61 Rev 1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc. PIR-HW2	
Issued Date	2014/11/10	Deciphered Date	2016/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				A4WAD M/B LA-C871P Date: Monday, July 13, 2015	
				Sheet	61 of 61