


Schematic Block Diagram



BRD Note:
W=12mils;S=15mils;L<=400mils

dGPU PEG

PCIE Reversed

SKYLAKE_HALO
BGA1440

U1C

PCIE Reversed

dGPU PEG

《》 PEG_PRX_GTX_N[0..15] 52
《》 PEG_PRX_GTX_P[0..15] 52
《》 PEG_PTX_C_GRX_N[0..15] 52
《》 PEG_PTX_C_GRX_P[0..15] 52

+VCCIO
R1 1 2 24.9 0402 1% PEG_RCOMP G2 PEG_RCOMP


18 DMI_IT_MR_0_DP >>> D8 DML_RXP[0]
18 DMI_IT_MR_0_ON >>> E8 DML_RXN[0]
18 DMI_IT_MR_1_DP >>> E6 DML_RXP[1]
18 DMI_IT_MR_1_ON >>> F6 DML_RXN[1]
18 DMI_IT_MR_2_DP >>> D5 DML_RXP[2]
18 DMI_IT_MR_2_ON >>> E5 DML_RXN[2]
18 DMI_IT_MR_3_DP >>> J8 DML_RXP[3]
18 DMI_IT_MR_3_ON >>> J9 DML_RXN[3]

B8 DML_TXP[0]
A8 DML_TXN[0]
C6 DML_TXP[1]
B6 DML_TXN[1]
B5 DML_TXP[2]
A5 DML_TXN[2]
D4 DML_TXP[3]
B4 DML_TXN[3]

DML_MT_IR_0_DP 18
DML_MT_IR_0_ON 18
DML_MT_IR_1_DP 18
DML_MT_IR_1_ON 18
DML_MT_IR_2_DP 18
DML_MT_IR_2_ON 18
DML_MT_IR_3_DP 18
DML_MT_IR_3_ON 18

3 OF 14
SKL_H_BGA_BGA REV = 1

DDI B TO DP PORT, FOR DEBUG



		SKYLAKE_HALO		U1A	
		BGA1440			
12 M_A_DIM0_CK_DDR0_DP	<<	AG1	DDR0_CK[0]	BR6	M_A_DQ0
12 M_A_DIM0_CK_DDR0_DN	<<	AG2	DDR0_CK[0]	BR6	M_A_DQ1
12 M_A_DIM0_CK_DDR1_DN	<<	AK1	DDR0_CK[1]	BR3	M_A_DQ2
12 M_A_DIM0_CK_DDR1_DP	<<	AK2	DDR0_CK[1]	BR3	M_A_DQ3
12 M_A_DIM1_CK_DDR2_DP	<<	AL2	DDR0_CLK[2]	BP2	M_A_DQ4
13 M_A_DIM1_CK_DDR2_DN	<<	AL3	DDR0_CLK[2]	BP2	M_A_DQ5
13 M_A_DIM1_CK_DDR3_DP	<<	AL2	DDR0_CLK[2]	BP2	M_A_DQ6
13 M_A_DIM1_CK_DDR3_DN	<<	AL1	DDR0_CLK[3]	BL4	M_A_DQ7
		AL2	DDR0_CLK[3]	BL4	M_A_DQ8
		AT1	DDR0_CKE[0]	BL2	M_A_DQ9
12 M_A_DIM0_CKE0	<<	AT2	DDR0_CKE[1]	BM1	M_A_DQ10
12 M_A_DIM0_CKE1	<<	AT3	DDR0_CKE[2]	BM1	M_A_DQ11
13 M_A_DIM1_CKE2	<<	AT5	DDR0_CKE[3]	BR4	M_A_DQ12
13 M_A_DIM1_CKE3	<<	AT5	DDR0_CKE[3]	BR4	M_A_DQ13
		AD5	DDR0_CS[0]	BR1	M_A_DQ14
12 M_A_DIM0_CS0_N	<<	AD5	DDR0_CS[1]	BR2	M_A_DQ15
12 M_A_DIM0_CS1_N	<<	AD5	DDR0_CS[2]	BR4	M_A_DQ16
13 M_A_DIM1_CS2_N	<<	AD5	DDR0_CS[3]	BR4	M_A_DQ17
13 M_A_DIM1_CS3_N	<<	AD5	DDR0_CS[3]	BR4	M_A_DQ18
		AD3	DDR0_ODT[0]	BF5	M_A_DQ19
12 M_A_DIM0_ODT0	<<	AD4	DDR0_ODT[1]	BF2	M_A_DQ20
12 M_A_DIM0_ODT1	<<	AD4	DDR0_ODT[2]	BF1	M_A_DQ21
13 M_A_DIM1_ODT2	<<	AD4	DDR0_ODT[3]	BF2	M_A_DQ22
13 M_A_DIM1_ODT3	<<	AD4	DDR0_ODT[3]	BF2	M_A_DQ23
		AH5	DDR0_BA[0]DDR0_CAB[4]DDR0_BA[0]	BD1	M_A_DQ24
12 M_A_BA0	<<	AH1	DDR0_BA[1]DDR0_CAB[5]DDR0_BA[1]	BD1	M_A_DQ25
12 M_A_BA1	<<	AUT	DDR0_BA[2]DDR0_CAB[5]DDR0_BA[0]	BD4	M_A_DQ26
12 M_A_B00	<<	AUT	DDR0_BA[2]DDR0_CAB[5]DDR0_BA[0]	BD4	M_A_DQ27
		AH4	DDR0_RAS#DDR0_CAB[3]DDR0_MA[16]	BD5	M_A_DQ28
12 M_A_A16_RAS_N	<<	ADT	DDR0_WE#DDR0_CAB[2]DDR0_MA[14]	BD4	M_A_DQ29
12 M_A_A14_WE_N	<<	ADT	DDR0_CAS#DDR0_CAB[1]DDR0_MA[15]	BD1	M_A_DQ30
12 M_A_A15_CAS_N	<<	ADT	DDR0_CAS#DDR0_CAB[1]DDR0_MA[15]	BD2	M_A_DQ31
		AH0	DDR0_MA[0]DDR0_CAB[0]DDR0_MA[0]	AB1	M_A_DQ32
12 M_A_A0	<<	AP4	DDR0_MA[1]DDR0_CAB[0]DDR0_MA[1]	AB2	M_A_DQ33
12 M_A_A1	<<	AP4	DDR0_MA[2]DDR0_CAB[0]DDR0_MA[2]	AA4	M_A_DQ34
12 M_A_A2	<<	AP5	DDR0_MA[3]DDR0_CAB[0]DDR0_MA[3]	AA5	M_A_DQ35
12 M_A_A3	<<	AP2	DDR0_MA[4]DDR0_CAB[0]DDR0_MA[4]	AB5	M_A_DQ36
12 M_A_A4	<<	AP1	DDR0_MA[5]DDR0_CAB[0]DDR0_MA[5]	AB4	M_A_DQ37
12 M_A_A5	<<	AP1	DDR0_MA[6]DDR0_CAB[0]DDR0_MA[6]	AA2	M_A_DQ38
12 M_A_A6	<<	AP1	DDR0_MA[7]DDR0_CAB[0]DDR0_MA[7]	AA1	M_A_DQ39
12 M_A_A7	<<	AN1	DDR0_MA[8]DDR0_CAB[0]DDR0_MA[8]	V5	M_A_DQ40
12 M_A_A8	<<	AN3	DDR0_MA[9]DDR0_CAB[0]DDR0_MA[9]	V2	M_A_DQ41
12 M_A_A9	<<	ATA	DDR0_MA[10]DDR0_CAB[0]DDR0_MA[10]	U1	M_A_DQ42
12 M_A_A10_AP	<<	AN2	DDR0_MA[11]DDR0_CAB[0]DDR0_MA[11]	U2	M_A_DQ43
12 M_A_A11	<<	AN2	DDR0_MA[12]DDR0_CAB[0]DDR0_MA[12]	V4	M_A_DQ44
12 M_A_A12	<<	AE5	DDR0_MA[13]DDR0_CAB[0]DDR0_MA[13]	U5	M_A_DQ45
12 M_A_A13	<<	AUG	DDR0_MA[14]DDR0_CAB[0]DDR0_MA[14]	U4	M_A_DQ46
12 M_A_B01	<<	AUG	DDR0_MA[15]DDR0_CAB[0]DDR0_MA[15]	R2	M_A_DQ47
12 M_A_ACT_N	<<	AUG	DDR0_MA[15]DDR0_CAB[0]DDR0_MA[15]	R5	M_A_DQ48
		AG3	DDR0_PAR	P5	M_A_DQ49
12 M_A_DIM0_PARITY	<<	ALP	DDR0_ALERT#	P4	M_A_DQ50
12 M_A_DIM0_ALERT_N	<<	ALP	DDR0_ALERT#	R4	M_A_DQ51
		BR5	DDR0_DQSN[0]	R5	M_A_DQ52
12 M_A_DQ5_DN0	<<	BL3	DDR0_DQSN[1]	R1	M_A_DQ53
12 M_A_DQ5_DN1	<<	BL3	DDR0_DQSN[2]DDR0_DQSN[4]	P1	M_A_DQ54
12 M_A_DQ5_DN2	<<	BL3	DDR0_DQSN[3]DDR0_DQSN[5]	M4	M_A_DQ55
12 M_A_DQ5_DN3	<<	AB3	DDR0_DQSP[0]DDR0_DQSP[0]	M1	M_A_DQ56
12 M_A_DQ5_DN4	<<	V5	DDR0_DQSP[1]DDR0_DQSP[1]	L4	M_A_DQ57
12 M_A_DQ5_DN5	<<	RS	DDR0_DQSP[2]DDR0_DQSP[2]	L2	M_A_DQ58
12 M_A_DQ5_DN6	<<	M3	DDR0_DQSP[3]DDR0_DQSP[3]	M5	M_A_DQ59
12 M_A_DQ5_DN7	<<	M3	DDR0_DQSP[4]DDR0_DQSP[4]	M2	M_A_DQ60
		BPS	DDR0_DQSP[5]DDR0_DQSP[5]	L5	M_A_DQ61
12 M_A_DQ5_DP0	<<	BK3	DDR0_DQSP[6]DDR0_DQSP[6]	L1	M_A_DQ62
12 M_A_DQ5_DP1	<<	BK3	DDR0_DQSP[7]DDR0_DQSP[7]	L1	M_A_DQ63
12 M_A_DQ5_DP2	<<	BC3	DDR0_DQSP[8]DDR0_DQSP[8]	BA2	M_A_DQ64
12 M_A_DQ5_DP3	<<	BC3	DDR0_DQSP[9]DDR0_DQSP[9]	BA1	M_A_DQ65
12 M_A_DQ5_DP4	<<	LA3	DDR0_DQSN[4]DDR0_DQSN[0]	AY4	M_A_DQ66
12 M_A_DQ5_DP5	<<	PS	DDR0_DQSN[5]DDR0_DQSN[1]	AY5	M_A_DQ67
12 M_A_DQ5_DP6	<<	L3	DDR0_DQSN[6]DDR0_DQSN[4]	BA5	M_A_DQ68
12 M_A_DQ5_DP7	<<	L3	DDR0_DQSN[7]DDR0_DQSN[5]	BA4	M_A_DQ69
		AY3	DDR0_DQSP[8]	AY1	M_A_DQ70
		BA3	DDR0_DQSN[8]	AY2	M_A_DQ71

DDR CHANNEL A

1 OF 14

SKL_H_BGA_BGA
REV=



lenovo联想




LENOVO.CRDN

File
PROCESSOR-MEM_CH ASize C Document Number
Skylake-H Rev V0.3


Date: Thursday, May 26, 2016 Sheet 4 of 99

PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.





BRD Note:
Placed within 1.1 inch of CPU pins



CAD Note:
CRB use 30R; DG use 0R



PROCESSOR CFG STRAPS

Stall reset sequence after PCU PLL lock until de-asserted

CFG0	1:Normal(Default) *
	0:Stall

PEG16x Static Lane Reversal Strap

CFG2	1:Normal
	0:Reversed(Default) *

Embedded Display Port Presence Strap

CFG4	1:Disable
	0:Enable(Default) *

PEG CONFIG Straps

CFG[6:5]	11: x16 (Default) *
	10: x8, x8
	01: Reserved
	00: x8,x4,x4



PEG TRAINING




CFG7	1: follow RESET# deassertion *
	0: Wait for BIOS for training






FOR H4+4e

SKYLAKE_HALO U1J	
BGA1440	
BJ17	VCCOPC
BJ19	VCCOPC
BJ20	VCCOPC
BK17	VCCOPC
BK19	VCCOPC
BK20	VCCOPC
BL16	VCCOPC
BL17	VCCOPC
BL18	VCCOPC
BL19	VCCOPC
BL20	VCCOPC
BL21	VCCOPC
BL22	VCCOPC
BM17	VCCOPC
BN17	VCCOPC
BJ23	RSVD
BJ24	RSVD
BJ25	RSVD
BK23	RSVD
BK24	RSVD
BK25	RSVD
BL23	RSVD
BL24	RSVD
BL25	RSVD
BL26	RSVD
BL27	RSVD
BL28	RSVD
BM23	RSVD
BL15	VCCOPC_SENSE
BN16	VSSOPC_SENSE
BL22	RSVD
BN22	RSVD
BP15	VCCEOPIO
BR16	VCCEOPIO
BT17	VCCEOPIO
BP16	RSVD
BR17	RSVD
BT18	RSVD
BN15	VCCEOPIO_SENSE
BN16	VSSOPIO_SENSE
BP17	RSVD
BN17	RSVD
BM14	VCC_OPC_1P8
BL14	VCC_OPC_1P8
BJ16	RSVD
BJ18	RSVD
AT13	ZVM#
AW13	MSM#
AU13	ZVM2#
AY13	MSM2#
BT29	OPC_RCOMP
BR26	OPCE_RCOMP
BP26	OPCE_RCOMP2


10 OF 14 SKL_H_BGA_BGA REV = 1








CPU_CORE
BOTTOM: 3XBULK (220UF), 8x0603 (22U), 30X0402 (10UF), 69X0201 (1UF);
TOP: 3XBULK (220UF), 4X0805 (47UF)




BRD Note:
Placed backside

BRD Note:
Placed TOP BGA EDGE




+VCCGT
BOTTOM: 4XBULK (220UF), 8X0603 (22U), 36X0402 (10UF), 69X0201 (1UF);
TOP: 4XBULK (220UF), 6X0805 (47UF)



BRD Note:
Placed backside

BRD Note:
Placed TOP BGA EDGE



lenovo联想




LENOVO.CRDN

File
PROCESSOR Decoupling 2/2

Size C Document Number
Skylake-H Rev v0.3



Date: Thursday, May 26, 2016 Sheet 11 of 99
PROPERTY NOTE: This document contains information confidential and properly to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.

DDR4 SODIMM CHANNEL - A BOTTOM REV DIMM0 (5.2 MM HEIGHT CONNECTOR)




Decoupling Caps

BRD Note:
placed close to CHA DIMMO



DDR4 SODIMM CHANNEL - A TOP STD DIMM1 (4 MM HEIGHT CONNECTOR)





SPD ADDRESS: 0xA2

BYTE 7


Decoupling Caps

BRD Note:
placed close to CHA DIMMO




SO-DIMM-DDR4-260P SD-80888-1021 4MM


DDR4 SODIMM CHANNEL - B BOTTOM STD DIMM0 (5.2 MM HEIGHT CONNECTOR)



DDR4 SODIMM CHANNEL - B TOP REV DIMM1 (4.0 MM HEIGHT CONNECTOR)





BYTE 0
BYTE 1
BYTE 2
BYTE 3
BYTE 4
BYTE 5
BYTE 6
BYTE 7




Decoupling Caps

BRD Note:
placed close to CHA DIMM0




DDR VREF

BRD Note:
VREF trace width 20mils;spacing 20 mils to other signal/planes



19.46.51 PCH_SMB_CLK << R81 1 2 0.0402 5% DIMM_SMB_CLK >>> DIMM_SMB_CLK 12.13.14.15
19.46.51 PCH_SMB_DAT << R82 1 2 0.0402 5% DIMM_SMB_DAT >>> DIMM_SMB_DAT 12.13.14.15



Flexible I/O Configuration				
I / O	High Speed Signals	Configuration	DEVICE	GEN
Port 7	USB3_7 / PCIE 1	AR (L0)	U2005 (Intel AR DP)	
Port 8	USB3_8 / PCIE 2	AR (L1)		
Port 9	USB3_9 / PCIE 3	AR (L2)		
Port 10	USB3_10 / PCIE 4	AR (L3)		
Port 11	PCIE 5	NC		
Port 12	PCIE 6	Card Reader	U3001	PCIE 1x Gen2
Port 13	PCIE 7	WLAN	JWLAN1	PCIE 1x Gen2
Port 14	PCIE 8	LAN	U6	PCIE1x Gen1

USB2.0 Configuration		
USB2 #	Assignment	OCx #
USB2 1	JUSB3(IO DB)	USB_OC0_N
USB2 2	JUSB2	USB_OC1_N
USB2 3	HD camera	
USB2 4	KB	
USB2 5	BT	
USB2 6	JUSB4(IO DB)	USB_OC3_N
USB2 7	NC	
USB2 8	NC	
USB2 9	NC	
USB2 10	NC	
USB2 11	NC	
USB2 12	NC	
USB2 13	NC	
USB2 14	NC	


BRD Note: PCIE_RCOMP*
W=15mils;S=15mils;
4 mils PIPE GND shielding required;
Avoid routing next to clock
Lenght matched within 1%

Card Reader

WLAN

LAN

BRD Note: PCIE BUS
All the AC-coupling caps placed close to device down or connector;
Non-interleaved breakout is required



BRD Note: USB2_COMP
Total length within 1 inch;
S=15mils;
4 mils PIPE GND shielding suggested

28 HDA_BCLK << R131 2 1 33 0402 5% HDA_BCLK_R
28 HDA_SYNC << R132 2 1 33 0402 5% HDA_SYNC_R
28 HDA_SDOUT << R134 2 1 33 0402 5% HDA_SDOUT_R
28 ME_FLASH << R2286 1 2 0 0402 5%

28 HDA_RST_N << R135 2 1 33 0402 5% HDA_RST_N_R
CAD Note: HDA_RST_N
Reserve and use the codec internal RST# default

R147 1 2 10K 0402 5% PM_PCH_PWROK
R149 1 2 10K 0402 5% PM_RSMRST_N
R547 1 2 10K 0402 5% PCH_GPP_B23

CAD Note: PCH_GPP_B23
Reserve for PCH stripping

+3VALW_PCH
R150 2 1 1K 0402 5% SML0_CLK
R151 2 1 1K 0402 5% SML0_DATA
R153 2 1 1K 0402 5% SMB_CLK
R155 2 1 1K 0402 5% SMB_DATA
R158 2 1 1K 0402 5% SML1_CLK
R159 2 1 1K 0402 5% SML1_DATA

HDA_BCLK_R BA9
HDA_RST_N R B08
HDA_SDO B07
HDA_SDI1 B06
HDA_SDO B09
HDA_SYNC B08
HDA_SDO B09
HDA_SYNC B08

BD1 BE2
AM1 AN2
AM2 AN2
AL42
GPP_D8I2S0_SCLK
GPP_D7I2S0_TXD
GPP_D6I2S0_TXD
GPP_D5I2S0_SFRM
GPP_D2I2S0_DATA0
GPP_D19I2S0_CLK0
GPP_D18I2S0_CLK1
GPP_D17I2S0_CLK1

RTCRST_N BC10
SRTCST_N BE10
AW11
BA11
PCH_PWROK
RSMRST_N

SMBALERT_N AV11
SMB_CLK BB41
SMB_DATA BB43
SML0ALERT_N BA40
SML0_CLK BA40
SML0_DATA BA40
PCH_GPP_B23 AT27
SMLT_CLK AW42
SMLT_DATA AW45

U2D
SPT_H_PCH
GPP_A12I2S0_BUSY#ISH_GP6/SX_EXIT_HOLDOFF#
GPP_ABICLKRUN#
GPD11/LANPHYPC
GPD9/SLP_WLAN#
DRAM_RESET#
GPP_B2/VRLERT#
GPP_B1
GPP_B0
GPP_G17/ADR_COMPLETE#
GPP_B11
SYS_PWROK
BC13
PCIE_WAKE_N
GPD15/SLP_S3#
GPD15/SLP_S4#
GPD15/SLP_S5#
GPD15/SLP_S6#
GPD15/SLP_S7#
GPD15/SLP_S8#
GPD15/SLP_S9#
GPD15/SLP_S10#
GPD15/SLP_S11#
GPD15/SLP_S12#
GPD15/SLP_S13#
GPD15/SLP_S14#
GPD15/SLP_S15#
GPD15/SLP_S16#
GPD15/SLP_S17#
GPD15/SLP_S18#
GPD15/SLP_S19#
GPD15/SLP_S20#
GPD15/SLP_S21#
GPD15/SLP_S22#
GPD15/SLP_S23#
GPD15/SLP_S24#
GPD15/SLP_S25#
GPD15/SLP_S26#
GPD15/SLP_S27#
GPD15/SLP_S28#
GPD15/SLP_S29#
GPD15/SLP_S30#
GPD15/SLP_S31#
GPD15/SLP_S32#
GPD15/SLP_S33#
GPD15/SLP_S34#
GPD15/SLP_S35#
GPD15/SLP_S36#
GPD15/SLP_S37#
GPD15/SLP_S38#
GPD15/SLP_S39#
GPD15/SLP_S40#
GPD15/SLP_S41#
GPD15/SLP_S42#
GPD15/SLP_S43#
GPD15/SLP_S44#
GPD15/SLP_S45#
GPD15/SLP_S46#
GPD15/SLP_S47#
GPD15/SLP_S48#
GPD15/SLP_S49#
GPD15/SLP_S50#
GPD15/SLP_S51#
GPD15/SLP_S52#
GPD15/SLP_S53#
GPD15/SLP_S54#
GPD15/SLP_S55#
GPD15/SLP_S56#
GPD15/SLP_S57#
GPD15/SLP_S58#
GPD15/SLP_S59#
GPD15/SLP_S60#
GPD15/SLP_S61#
GPD15/SLP_S62#
GPD15/SLP_S63#
GPD15/SLP_S64#
GPD15/SLP_S65#
GPD15/SLP_S66#
GPD15/SLP_S67#
GPD15/SLP_S68#
GPD15/SLP_S69#
GPD15/SLP_S70#
GPD15/SLP_S71#
GPD15/SLP_S72#
GPD15/SLP_S73#
GPD15/SLP_S74#
GPD15/SLP_S75#
GPD15/SLP_S76#
GPD15/SLP_S77#
GPD15/SLP_S78#
GPD15/SLP_S79#
GPD15/SLP_S80#
GPD15/SLP_S81#
GPD15/SLP_S82#
GPD15/SLP_S83#
GPD15/SLP_S84#
GPD15/SLP_S85#
GPD15/SLP_S86#
GPD15/SLP_S87#
GPD15/SLP_S88#
GPD15/SLP_S89#
GPD15/SLP_S90#
GPD15/SLP_S91#
GPD15/SLP_S92#
GPD15/SLP_S93#
GPD15/SLP_S94#
GPD15/SLP_S95#
GPD15/SLP_S96#
GPD15/SLP_S97#
GPD15/SLP_S98#
GPD15/SLP_S99#
GPD15/SLP_S100#

CAD Note: PCH_VRLERT_N
ICC max throttling indicator for the
PCH voltage regulators

PCH_CLKRUN_N R138 2 1 8.2K 0402 5%
+3VALW_PCH
SYS_RESET_N R143 1 2 10K 0402 5%
PCH_VRLERT_N R137 1 2 10K 0402 5%
PCH_VRLERT_N R138 1 2 10K 0402 5%
PM_BATLOW_N R139 2 1 8.2K 0402 5%
AC_PRESENT R142 1 2 10K 0402 5%
PCH_LAN_WAKE_N R288 1 2 10K 0402 5%
PCH_PWRBTN_N R381 2 1 100K 0402 5%
SYS_PWROK R146 1 2 10K 0402 5%
SUSCLK R148 1 2 10K 0402 5%


CAD Note: PCH_PWRBTN_N
PCH internal PU and Iems de-bounce

PCH Straps


+VCC_RTC
CAD Note:
CRB use 30.1KR;DG use 20KR
R160 2 1 20K 0402 1% SRTCST_N
C187 1 10 0402 10V6K
R163 2 1 20K 0402 1% RTCRST_N
C188 1 10 0402 10V6K
R164 2 1 1K 0402 5% HDA_SPKR
R167 2 1 1K 0402 5% HDA_SDOUT
R168 2 1 1K 0402 5% GSP10_MOSI 17
R169 1 2 4.7K 0402 5% SMBALERT_N
R170 2 1 1K 0402 5% SML0ALERT_N
R372 2 1 20K 0402 1%
R171 2 1 1K 0402 5% GSP11_MOSI 17
R506 2 1 20K 0402 1%

ME RESET	
SRTCST_N	1:SAVE ME (Default) *
	0:CLEAR ME
CMOS RESET	
RTCRST_N	1:SAVE CMOS (Default) *
	0:CLEAR CMOS
Top Swap MODE	
HDA_SPKR	1:Enabled
	0:Disabled(Default),Internal PD *
Flash Descriptor Security Override	
HDA_SDOUT	1:Disabled
	0:Enabled(Default),Internal PD *
TCO Timer System No Reboot mode	
GSP10_MOSI	1:Enable "No reboot" mode
	0:Disable (Default),Internal PD *
Intel ME TLS cipher suite	
SMBALERT_N	1:Enabled
	0:Disabled(Default),Internal PD *
eSPI or LPC bus for EC	
SML0ALERT_N	1:eSPI
	0:LPC(Default),Internal PD *
Boot BIOS Destination Bit 10	
GSP11_MOSI	1:LPC
	0:SPI(Default),Internal PD *

SMBus Isolation



EC Clear CMOS



lenovo 联想 LENOVO.CRDN


Title PCH-HDA/PM/SMBUS/STRAP

Size C Document Number Skylake-H Rev V0.3

Date: Thursday, May 26, 2016 Sheet 19 of 99


PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.

Flexible I/O Configuration				
I/O	High Speed Signals	Configuration	DEVICE	GEN
Port 15	SATA 0A / PCIE 9	M.2 SSD2 (L0) / SATA0	JSSD2	PCIE 4x Gen 3 /SATA Gen 3
Port 16	SATA 1A / PCIE 10	M.2 SSD2 (L1)		
Port 17	/ PCIE 11	M.2 SSD2 (L2)		
Port 18	/ PCIE 12	M.2 SSD2 (L3)		
Port 19	SATA 0B / PCIE 13	M.2 SSD12(L0)	JSSD1	PCIE 4 x Gen 3
Port 20	SATA 1B / PCIE 14	M.2 SSD1 (L1)		
Port 21	SATA 2 / PCIE 15	M.2 SSD1 (L2)		
Port 22	SATA 3 / PCIE 16	M.2 SSD1 (L3)		
Port 23	SATA 4 / PCIE 17	SATA HDD	U14	SATA Gen 3
Port 24	SATA 5 / PCIE 18	NC		
Port 25	SATA6 / PCIE 19	NC		
Port 26	SATA7 / PCIE 20	NC		




BRD Note: PCIE BUS
All the AC-coupling caps placed close to connector side;
Non-interleaved breakout is required

lenovo 联想		LENOVO.CRDN	
File PCH-PCIE/SATA/HOST			
Size C	Document Number	Rev V0.3	
Skylake-H			
Date: Thursday, May 26, 2016	Sheet 20 of 99		
PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.			




CAD Note:
LPC:24M Hz
eSPI:20/30/60M Hz



Flexible I/O Configuration				
I / O	High Speed Signals	Configuration	DEVICE	OCx #
Port 1	USB3 1 Capable of OTG	USB3.0	JUSB3(IO DB)	USB_OC0_N
Port 2	USB2 3 / SSIC 1	NC		
Port 3	USB3 3 / SSIC 2	USB3.0	JUSB2	USB_OC1_N
Port 4	USB3 4	NC		
Port 5	USB3 5	NC		
Port 6	USB3 6	USB3.0	JUSB4(IO DB)	USB_OC3_N

BRD Note:USB3.0
Non-interleaved breakout is required



BOARD_ID2	BOARD_ID1	BOARD_ID0	Description
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

lenovo联想

LENOVO.CRDN

File

PCH-USB3.0/LPC

Size

C

Document Number

Skylake-H

Date

Thursday, May 26, 2016

Sheet

21


of

99


Rev

V0.3


PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.




BRD Note: XCLK_BIASREF
Ground reference;Max via:2
Isolation spacing:20mils
Segment Length:100mils;Total length:1000mils
VSS shield recommended;S:W:S=6:4:6







CAD Note:
Max crystal ESR 50K ohm








BRD Note:
Z0=50 ohm +/-15%;Ground reference;Max via:2
Group spacing:15mils;Isolation spacing:20mils
Segment Length:100mils;Total length:1000mils;Length match:100mils
VSS shield recommended;S:W:S=6:4:6









CAD Note: PECLK
Clock must be valid within 3ms
after the VDD33 reach 2.0V level






CAD Note: PERSTn
Keep low 100ms after the VDD33 valid

















BRD Note: MDI*
Trace length between E-2011B and Transformer
be 1.5-10inch

BRD Note: LAN RBIAS
Keep away from other signals 25mils;
placed on the other side is possible




CAD Note: PPS
1 Hz clock output for IEEE1588 timing sync









CAD Note: HDMI DONGLE_DETECT
LOW:DP PORT ENABLED(Default) *
Hi:HDMI ENABLED












CAD Note: HDMI DONGLE DETECT
 LOW:DP PORT ENABLED(Default)*
 Hi:HDMI ENABLED




CAD Note: Reserve for ESD



CAD Note: Reserve for ESD





CAD Note:
Internal pull up at ~100kΩ, 3.3V I/O.

DE[1:0]=01, De-emphasis=3.5db
Inputs with internal 100k-Ohm Pull-Up.
This pins set the output De-emphasis Level in all channel when Pin_Mode is HIGH.


PS[1:0]=10, Pre-shoot=3.5db
Inputs with internal 100k-Ohm Pull-Up.
This pins set the output Pre-shoot Level in all channel when Pin_Mode is HIGH.

BST[3:0]:
Inputs with internal 100k-Ohm Pull-Up.
This pins set the amount of Equalizer Boost in all channel when Pin mode is HIGH.

PEN: (PI3HDX1204B)
Power Enable with internal 100k-Ohm Pull-Up device is enabled and in normal operation.
Reserve 4.7K PD for PI3HDX1204D.


HDMI REP_VDD1:
Inputs with internal 100k-Ohm Pull-Up.
This pin sets the output Voltage Level in all channel when Pin mode is HIGH.

A4/A1/A0:
I2C programmable address bits, with internal 100k-Ohm Pull-Up.
I2C Address=0xC2




Place BOT side.


AC coupling cap @ GPU side, and place close to U2019.



Pin Mode: (PI3HDX1204BZHE)
Input with internal 100k-Ohm Pull-Up.
When HIGH, each channel is programmed by the external pin voltage.
When LOW, each channel is programmed by the data stored in the I2C bus.
Place BOT side.




Place BOT side.




CM

BRD Note:
Co-layer with R


CAD Note:
Reserve for EMI



LS







Power switch



ESD

CAD Note: Reserve for ESD






Automatic Power Down




Figure 10. Automatic Power Down Timing

Parameter	Test Conditions	Min	Typ	Max	Unit
Switching Timing (Figures 10)					
t1 _{HPD}	Propagation delay of HPD_SNK assertion at Power Down Mode to HPD_SRC assertion	100		400	ms
t3 _{HPD}	HPD pulse duration when treated as an IRQ			2	ms
t4 _{HPD}	Power down delay from HPD_SNK de-assertion to chip power down	400		1500	ms



JTAG





XTAL



GPIO



ROM




IF SOME OF GPIOs ARE NOT IN USE FOLLOW TABLE BELOW:









GPIO	TERMINATION	Power Rail
GPIO 0	10K PU	VCC3V3_LC
GPIO 1	10K PU	VCC3V3_LC
GPIO 2	3.3K PU	VCC3V3_LC
GPIO 3	100K PD	VCC3V3_LC
GPIO 4	10K PU	VCC3V3_LC
GPIO 5	10K PU	VCC3V3_LC
GPIO 6	100K PD	SRC NOT USED
GPIO 7	100K PD	SRC NOT USED
GPIO 8	1M PD	SRC NOT USED
POC_GPIO_0	10K PU	VCC3V3_TBT_SX
POC_GPIO_1	10K PU	VCC3V3_TBT_SX
POC_GPIO_2	100K PD	
POC_GPIO_3	10K PD	
POC_GPIO_4	10K PU	VCC3V3_TBT_SX
POC_GPIO_5	10K PU	VCC3V3_TBT_SX
POC_GPIO_6	100K PD	

DEBUG PINS:

PIN	TERMINATION
MONDC_SVR	GND
MONDC_DPSNK_0	GND
MONDC_DPSNK_1	GND
MONDC_DPSRC	GND
MONDC_CIO_0	GND
MONDC_CIO_1	GND
TEST_EDM	GND
FUSE_VQPS_64	FLOATING
FUSE_VQPS_128	FLOATING
ATEST_P/N	FLOATING
PCIE_ATEST	FLOATING

lenovo 联想		LENOVO.CRDN	
Title DDI redriver PS8330			
Size	Document Number	Sheet	Rev
C	Skylake-H	38	V0.3
Date: Thursday, May 26, 2016			
PROPERTY NOTICE: This document contains information confidential and proprietary to LENOVO PND and shall not be reproduced or transferred to other documents or displayed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.			







CAD Note: USB_CHG_CTL*
 CLT1 CLT2 CLT3 ILIM_SEL
 0 1 0 1 -- SDP
 0 0 1 1-- DCP/Auto




CAD Note:
 ILIM_SEL=Vin, ILIM_HI=22.6KR:
 output current limit=2.3A

Support Mouse/Keyboard wake up.
 Support Power Wake




CAD Note: For Power consumption









BRD Note:
Placed close to pin2,4



BRD Note:
Placed close to pin72,74



CAD Note: PS8527A VDD
1.2V/1.35V/1.5V





CAD Note:
SATA REXT=7.5KR:
Vtx_diff=700 mV

CAD Note: SATA DEW
L:For SATA Gen3
H:For SATA Gen2


SATA_TX_DP0	R2229	1	/SATA	2	0.0402	5%	R2232	1	/SATA	2	0.0402	5%	SATA_TX_P0
SATA_TX_DN0	R2106	1	/SATA	2	0.0402	5%	R2107	1	/SATA	2	0.0402	5%	SATA_TX_N0
SATA_RX_DN0	R2233	1	/SATA	2	0.0402	5%	R2230	1	/SATA	2	0.0402	5%	SATA_RX_N0
SATA_RX_DP0	R2110	1	/SATA	2	0.0402	5%	R2231	1	/SATA	2	0.0402	5%	SATA_RX_P0

CAD Note: SATA_x_DE
De-emphasis level setting for channel x(x=A,B),
internally tied to VDD/2
[A_DE, B_DE]=M, L
M: -3.5dB
L: 0dB
H: -6dB


CAD Note: SATA_x_EQ
Equalization level setting for channel x(x=A,B),
internally tied to VDD/2
[x_EQ2, x_EQ1]=
L/M: for channel loss up to 2.4dB
L/L: for channel loss up to 7.4dB (CH A)
L/H: for channel loss up to 14.4dB
M/M: for channel loss up to 12.2dB
M/L: for channel loss up to 9.4dB
M/H: for channel loss up to 13.3dB
H/M: for channel loss up to 6.2dB
H/L: for channel loss up to 11.2dB
H/H: for channel loss up to 5dB (CH B)




AC Charge LED




Touch Pad




RTC CONN.




LID




lenovo 联想		LENOVO.CRDN	
Title TP/FP/RTC/LED CONN			
Size	Document Number	Rev v0.3	
C	Skylake-H		
Date:	Thursday, May 26, 2016	Sheet	46 of 99
PROPERTY NOTE: This document contains information confidential and properly to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.			







VCCIO EN




ALL_SYS_PWRGD_PMIC




H_VCCST_PWRGD









VDDQ_VTT_EN



SLG4P4603VTR




XDP CONN.




EC Debug CONN.

CAD Note:
For EC flash and debug




80 Port Debug CONN.

CAD Note:
For 80 port debug




PCH UART Debug CONN.




CAD Note:
For PCH UART port debug



BRD Note:
Place TP on board edge and
Add sickscreen of net name


MB PWRBTN








64 MDA[0..63] << MDA[0..63]

65 MDB[0..63] << MDB[0..63]
















Ball (GPU Ball) Name	Balls	Voltage; Current	Filtering under GPU	Filtering Near GPU
INVVD0	(varies)	49 X 1uF (0402 X65) 4 X 10uF (0603 X8) 4 X 22uF (0805 X59) 2 X 47uF (0905 X38) 2 X 330uF (Pospac)	9 X 4.7uF (0609 X38) 12 X 10uF (0603 X8) 1 X 330uF (Pospac)	
INVVD5	(varies)	16 X 1uF (0402 X65) 4 X 10uF (0603 X65)	2 X 4.7uF (0603 X65) 1 X 47uF (0805 X38) 1 X 330uF (Pospac)	
FBVDDQ (GPU side) ³	1.35V 1.5V 1.55V	24 X 1uF (0402 X65) 4 X 10uF (0603 X65) 1.55V	4 X 10uF (0603 X65) 9 X 22uF (0603 X65)	










place 1 0.1uf cap for BB14 and BC14 to share









GPU_EDP_VDD_EN_LS 1 2 10K 0402 5% R781

+3V_EDP 2 1 10K 0402 5% R784



0.1uF 0402 16V7K C885



FRAME_LOCK_N 6 1 10K 0402 5% R780

FRAME_LOCK_N_R

Q48A AO5804EL_SC89-6


Q48B AO5804EL_SC89-6






53 MDB[0..63] >> MDB[0..63]
53 CMD[0..31] >> CMD[0..31]
53 DQMB[0..7] >> DQMB[0..7]
53 DQSB[0..7] >> DQSB[0..7]

MIRROR



NORMAL



lenovo联想

LENOVO.CRDN

File GPU VRAM B

Size C Document Number Skylake-H

Date Thursday, May 26, 2016

Sheet 65 of 96

Rev v0.3

PROPERTY NOTE: This document contains information confidential and

properly to LENOVO PND and shall not be reproduced or transferred to other documents

or disclosed to others or used for any purpose other than that for which it was

obtained without the expressed written consent of LENOVO PND.

54 MDC[0..63] >>> MDC[0..63]
54 CMDQ[0..31] >>> CMDQ[0..31]
54 DQM[0..7] >>> DQM[0..7]
54 DQSC[0..7] >>> DQSC[0..7]


MIRROR

U2025




K4G41325FC-HC04_FBGAT70-D

For U2025




NORMAL

U2024



K4G41325FC-HC04_FBGAT70-D

For U2024



LENOVO.CRDN

File GPU VRAM C

Size C Document Number

Skylake-H

Rev v0.3


Date: Thursday, May 26, 2016 Sheet 66 of 96

PROPERTY NOTE: This document contains information confidential and properly to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.

54 MDD0[0..63] >> MDD0[0..63]
54 CMD0[0..31] >> CMD0[0..31]
54 DQMD[0..7] >> DQMD[0..7]
54 DQSD[0..7] >> DQSD[0..7]

MIRROR


U2026



K4G41325FC-H0M_FBG170-D

NORMAL

U60



K4G41325FC-H0M_FBG170-D

lenovo联想

LENOVO.CRDN

File GPU VRAM D

Size C Document Number

Skylake-H

Date Thursday, May 26, 2016

Sheet 67 of 96

Rev v0.3






PROPERTY NOTE: This document contains information confidential and

properly to LENOVO PND and shall not be reproduced or transferred to other documents


or disclosed to others or used for any purpose other than that for which it was







obtained without the expressed written consent of LENOVO PND.


Need confirm the sequence with NV



NVVDD/NVVDDS POWER GOOD LOOPBACK







5	4	3	2	1
D				D
C				C
B				B
A				A

 LENOVO.CRDN

Title

BLANK

Size

C

Document Number

Skylake-H

Rev

V0.3

Date

Thursday, May 26, 2016

Sheet

71

of

99




PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.






5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1




		LENOVO.CRDN	
File			
BLANK			
Size	Document Number		Rev
C	Skylake-H		V0.3
Date:	Thursday, May 26, 2016	Sheet 72 of	99
PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.			
			

BATT CONN.










1.55V	GPU Side
under GPU	Near GPU
24*1uF_0402_X6S	4*10uF_0603_X6S
8*10uF_0603_X6S	9*22uF_0603_X6S

Vboot=1.55V
DC=±20mV AC=55mV
TDC=32A EDC=58A OCP>70A
Vref=2V
FVUP:Vfb=0.2V
SUVP:Vcomp=3V
OVP:Vfb=2V
Fsw=400KHz
LL: NA

lenovo 联想		LENOVO.CRDN	
File PWR VRAMP/PCIE Power			
Size	Document Number	Rev V0.3	
Content	SkyLake-H		
Note: Thursday, May 26, 2016 Sheet 79 of 89			
PROPERTY NOTE: This document contains information confidential and property to LENOVO PWD and shall not be reproduced or transferred to other documents without the expressed written consent of LENOVO PWD.			



Vboot=0.8V
DC: ±20mV AC: -10%~+20%
TDC=100A EDC=222A OCP≈280A
Vref=2V
UVP:Vfb=50% Vrefin
OVP:Vfb=150% Vrefin
Fsw=400KHz
LL: Disable

PWM-VID Specification	
Config	
Vmin (V)	0.3
Vmax (V)	1.3
Vboot (V)	0.8
Vstep (mV)	6.25
N (level)	160
Fpwm (KHz)	675
Tdmin (nS)	9.26
T (uS)	<100

Component Value		
R1 (KΩ)	PR3466	6.19
R2 (KΩ)	PR3467	20.5
R3 (KΩ)	PR3542	4.32
R4 (KΩ)	PR3547	16.5
R5 (KΩ)	PR3468	0.309
C (nF)	PC3542	4.7

 LENOVO.CRDN

Title

PWR VGA_CORE_1

Size

Document Number

Skylake-H

Date


Thursday, May 26, 2016

Sheet

80 of 96

PROPERTY NOTE:

This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.



NVVDD		GPU Side	
under GPU		Near GPU	
49*1uF_0402_X6S		9*4.7uF_0603_X6S	
11*10uF_0603_X6S		12*10uF_0603_X6S	
4*22uF_0805_X5R		2*330uF	
2*47uF_0805_X5R			
2*330uF			

LENOVO.CRDN

File

PWR VGA_CORE2

Size

C

Document Number

Skylake-H

Date

Thursday, May 26, 2016

Sheet

81

of

96

Rev


V0.3


PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.

Address Pin 10	Slew Rate mV/us	PH	PSYS
80.6K	30	4+1	Y


Vboot ADDR Pin 28	Vboot	Addr
15K	0	00h

Vboota ADDRa Pin 27	VbootA	AddrA
52.3K	1.05	02h







CPU TOP side ,near CPU




H42/H44e-45W
92A/76A (TDC:66A)



Back Side caps





Reserve for OC










CRB


	CPU BACK				CPU TOP	
	220	22	10	1	220	47
CRB	2V	0603	0402	0201	2V	0805
pcs	3	8	28	63	2	4


- 1,PDG 3*220uF TOP ,no Back; follow CRB/PDG;
- 2,47uF,22uF follow CRB;
- 3,Reserve 16pcs 22uF for OC;
- 4,10uF/1uF double check EE side
- 5,Total Cap double check with Vendor














5	4	3	2	1
D				D
C				C
B				B
A				A

		LENOVO.CRDN	
File ME			
Size C	Document Number Skylake-H		Rev V0.3
Date:	Thursday, May 26, 2016	Sheet 95 of 99	
PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.			
			

Power On Sequence

G3-->S5/S4-->S0 (Non-Deep Sx platform)



5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

 **lenovo** 联想

LENOVO.CRDN

Title

RESERVE

Size

C

Document Number

Skylake-H

Rev

V0.3

Date

Thursday, May 26, 2016

Sheet

97

of

99

PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.



Flexible I/O

HSIO PORTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
CONFIGUR	USB3.0 PORT1		USB3.0 PORT3			USB3.0 PORT6		PCIE PORT1(1X4)				PCIE PORT6	PCIE PORT7	PCIE PORT8		PCIE PORT9(1X4)				PCIE PORT13(1X4)			SATA PORT6			
DEVICE	JUSB3(IO)		JUSB2			JUSB4(IO)		U2005(Intel AR DP)				Card Reader	WLAN	LAN		PCIE SSD2				PCIE SSD1			HDD			

SMBus Table

Master EC	Slave Device					
EC_SMB_CLK0 EC_SMB_DATA0	PJ201 CHARGER 0x 0001 001x	JBAT1 BATTERY 0x 16	U2007 TPS65982 0x			
EC_SMB_CLK1 EC_SMB_DATA1	U2 PCH	U25 Thermal Sensor 0x 1001 101x	G2 dGPU 0x 9E	JMXM1 MXM 0x 9C		
EC_I2C_CLK3 EC_I2C_DATA3	U19 LC	PJ1255 TPS22993 0x 1110 010x	PJ1256 TPS22993 0x 1110 000x	PJ1306 OZ7520 0x 2E	U2019 PI3HDX1204BZHE 0XC2	U2015 PI3DPX1203ZHE 0XF2
EC_I2C_CLK5 EC_I2C_DATA5	U23 IR sensor 0x 1000 000x	U24 IR sensor TMP006 0x 1000 001x	U27 IR sensor 0x 1000 100x	U5002(reserve) RGB sensor CS5032 0x 1C	U8 (reserve) AMP TAS5766 0x 1001 100x	

Flexible I/O Configuration				
I/O	High Speed Signals	Configuration	DEVICE	OCx #
Port 1	USB3 1 Capable of OTG	USB3.0	JUSB3(IO)	
Port 2	USB2 3 / SSIC 1	NC		
Port 3	USB3 3 / SSIC 2	USB3.0	JUSB2	USB_OC1_N
Port 4	USB3 4	NC		
Port 5	USB3 5	NC		
Port 6	USB3 6	USB3.0	JUSB4(IO)	

Flexible I/O Configuration				
I/O	High Speed Signals	Configuration	DEVICE	GEN
Port 7	USB3_7 / PCIE 1	AR (L0)		
Port 8	USB3_8 / PCIE 2	AR (L1)		
Port 9	USB3_9 / PCIE 3	AR (L2)	U2005 (Intel AR DP)	
Port 10	USB3_10 / PCIE 4	AR (L3)		
Port 11	PCIE 5	NC		
Port 12	PCIE 6	Card Reader	U3001	PCIE 1x Gen2
Port 13	PCIE 7	WLAN	JWLAN1	PCIE 1x Gen2
Port 14	PCIE 8	LAN	U6	PCIE1x Gen1

Flexible I/O Configuration				
I/O	High Speed Signals	Configuration	DEVICE	GEN
Port 15	SATA 0A / PCIE 9	M.2 SSD2 (L0) / SATA0		
Port 16	SATA 1A / PCIE 10	M.2 SSD2 (L1)		
Port 17	SATA 1A / PCIE 11	M.2 SSD2 (L2)	JSSD2	PCIE 4x Gen 3 /SATA Gen 3
Port 18	SATA 1A / PCIE 12	M.2 SSD2 (L3)		
Port 19	SATA 0B / PCIE 13	M.2 SSD12(L0)		
Port 20	SATA 1B / PCIE 14	M.2 SSD1 (L1)		
Port 21	SATA 2 / PCIE 15	M.2 SSD1 (L2)	JSSD1	PCIE 4 x Gen 3
Port 22	SATA 3 / PCIE 16	M.2 SSD1 (L3)		
Port 23	SATA 4 / PCIE 17	SATA HDD	U14	SATA Gen 3
Port 24	SATA 5 / PCIE 18	NC		
Port 25	SATA6 / PCIE 19	NC		
Port 26	SATA7 / PCIE 20	NC		

I2C Table

Master PCH	Slave Device
PCH_I2C_CLK0 PCH_I2C_DATA0	U8 AMP TAS5766 0x 1001 100x
PCH_I2C_CLK1 PCH_I2C_DATA1	U19 LC
PCH_I2C_CLK1 PCH_I2C_DATA1	U5 EC

BOM Structure Table

BTO Item	BOM Structure
Unpop	@
CPU Option	H44e@, H42@
GPU Option	SLI@
Connector	ME@

BOARD ID Table

USB2.0 Configuration		
USB2 #	Assignment	OCx #
USB2 1	JUSB3(IO DB)	USB_OC0_N
USB2 2	JUSB2	USB_OC1_N
USB2 3	HD camera	
USB2 4	KB	
USB2 5	BT	
USB2 6	JUSB4(IO DB)	USB_OC3_N
USB2 7	NC	
USB2 8	NC	
USB2 9	Finger print	
USB2 10	NC	
USB2 11	NC	
USB2 12	NC	
USB2 13	NC	
USB2 14	NC	

lenovo联想		LENOVO.CRDN	
Title CONFIGURATION			
Size	Document Number	Sheet	Rev
Custom	Skylake-H	06	v0.3
Date: Thursday, May 28, 2016			
PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.			

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

		LENOVO.CRDN	
File RESERVE			
Size C	Document Number Skylake-H		Rev V0.3
Date: Thursday, May 26, 2016	Sheet 99 of 99		
PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.			
			