


Tesla Schematics

Skylake-U

Project code:
PCB P/N: 14292-1
Revision: -1

Tesla SKL-U Block Diagram

IO Board:



CHARGER BQ24780RUYR		44
INPUTS	OUTPUTS	
AD+	DCBATOUT	
BT+		
SYSTEM DC/DC TPS51275CRUKR		45
INPUTS	OUTPUTS	
	3D3V_AUX_S5	5V_PWR_2
DCBATOUT	5V_S5	3D3V_S5
CPU Core Power NCP81208MNTXG		46~50
NCP81382MNTXG x 2		
NCP81382MNTXG (23e)		
NCP81253MNTBG		
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE	
DCBATOUT	+VCCGT	
DCBATOUT	+V_VCCGTUS_VR (23e only)	
DCBATOUT	+VCCSA_VR	
DDR3L SUS TPS51716RUKR		51
INPUTS	OUTPUTS	
DCBATOUT	1D35V_S3	0D65V_S0
CPU VCCIO 0.975V RT8068AZQWID		52
INPUTS	OUTPUTS	
3D3V_S5	+VCCIO_VR	
CPU VCCPRIM_CORE 0.95V TPS22961DNYT		52
INPUTS	OUTPUTS	
3D3V_S5	VCCPRIM_CORE	
CPU DCDC-V1D00A AOZ1268QI		53
INPUTS	OUTPUTS	
DCBATOUT	1D0V_S5	
LD0-V1D5V TLV70215DBVR		54
INPUTS	OUTPUTS	
3D3V_S5	1D5V_S0	
LD0-V1D8V RT9025-25ZSP		54
INPUTS	OUTPUTS	
3D3V_S5	1D8V_S5	
5V/3V S0 G5016KD1U		40
INPUTS	OUTPUTS	
5V_S5	5V_S0	
3D3V_S5	3D3V_S0	
EOP10/EDRAM (23e) TPS22961DNYT		52
INPUTS	OUTPUTS	
1D8V_S5	+V_EDRAM_VR	
1D0V_S5	+V_EOP10_VR	
3D3V_VGA G5016KD1U		86
INPUTS	OUTPUTS	
3D3V_S0	+V_EDRAM_VR	
3D3V_S0	+V_EOP10_VR	


Main Func = CPU

(Blanking)

BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015		Sheet 3 of 102

13 M_B_DQ[63:0] <>



071.SKYLA.000U

DQ Bit Swapping is allowed within the same byte, and Byte Swapping is allowed within the same channel. Clock (CLK and CLK#) and Strobe (DQS and DQS#) differential signal swapping within a pair is not allowed. Also differential clock pair to clock pair swapping within a channel is not allowed.

PDG: DDR/ODT


4.17 SKL U and SKL Y System Memory ODT Signal Connectivity Details

Table 4-41. ODT Signals Connectivity table

Processor	Memory Type	Side	Signal	Rule	Notes
SKL-Y	LPDDR3 Memory Down	Processors	DDR0_ODT[0]	Processor's ODT[0] connected to DIMM's ODT.	1,2
			DDR0_ODT[1:0]	Topology connection	
SKL-U	LPDDR3 Memory Down	Processors	DDR0_ODT[0]	Processor's ODT[0] connected to DIMM's ODT.	1,2
			DDR0_ODT[1:0]	Topology connection	
DDR3L Memory Down	Processors	Processors	DDR0_ODT[0]	Processor's ODT[0] connected to DIMM's ODT.	3,4
			DDR0_ODT[1:0]	Topology connection	
DDR3L SO-DIMM	Processors	Processors	DDR0_ODT[0]	Processor's ODT[0] connected to DIMM's ODT.	1,3
			DDR0_ODT[1:0]	Topology connection	
DDR3L Mixed Memory Down	Processors	Processors	DDR0_ODT[0]	Processor's ODT[0] connected to DIMM's ODT.	3,4
			DDR0_ODT[1:0]	Topology connection	
DDR4 Memory Down	Processors	Processors	DDR0_ODT[0]	Processor's ODT[0] connected to DIMM's ODT.	3,4
			DDR0_ODT[1:0]	Topology connection	
DDR4 SO-DIMM	Processors	Processors	DDR0_ODT[0]	Processor's ODT[0] connected to DIMM's ODT.	3,4
			DDR0_ODT[1:0]	Topology connection	

Notes:



- For additional ODT signal connection details reference the Customer Reference Board (CRB) schematics and board files (BOM, Schematic, PCB, etc.).
- DDR3L ODT input is held high (Active). RTT_NOM is defined by BIOS as high-Z in both ranks, when a Rank receives write command it enables RTT_NOM (not by BIOS after power training). Otherwise ODT pins RTT_NOM (high-Z).
- These guidelines are related to DDR3L supported Memory down topologies only. 2R x16 DDP single side, 2R x16 DDP dual side and 2R x16 DDP dual side.




071.SKYLA.000U

Design Guideline:
SM_RCMP keep routing length less than 500 mils.

Layout Note:



BOM1




[#543016 Rev0.9]

Skylake U Processor Corner NCTF Motherboard Test Point Example

Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	
AV71	NCTFVSS	Test Point (TP)	Corner BB1
BA1	NCTFVSS	Test Point (TP)	
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	Corner A1
C1	NCTFVSS	Test Point (TP)	
A5	NCTFVSS	Test Point (TP)	
A70	NCTFVSS	Test Point (TP)	Corner A71
A67	NCTFVSS	Test Point (TP)	
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	

PCH strap pin:



071.SKYLA.000U

[BDW Only]PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CF0[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR 1 : DISABLED


[#543016]

DISPLAY PORT PRESENCE STRAP	
CF0[4]	0 : ENABLED An external Display Port device is connected to the Embedded Display Port. 1 : DISABLED (Default) No Physical Display Port attached to Embedded DisplayPort*. No connect for disable.

SKL (#543016):

Processor strap CF0[4] should be pulled low to enable embedded DisplayPort*

BOM1






SVID DATA

Layout Note:
The total Length of Data and Clock (from CPU to each VR) must be equal (± 0.1 inch).
Route the Alert signal between the Clock and the Data signals.



SVID CLOCK





(#543816 SKL U/Y PDG rev1.0)

Table 55-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)

Position	Backside tag	Primary side tag	Placement guideline
W010	2: 15uf 0402 4: 1uf 0101 (Panculator)		Place on secondary side, underneath the package
W020		4: 1uf 0402 2: 15uf 0402 (Panculator)	Place on secondary side, underneath the package
W030		4: 1uf 0101 (Panculator)	Place as close to the package as possible
W040		4: 15uf 0402 3: 27uf 0803	Place as close to the package as possible
W050	1: 1uf 0101 (Panculator)		Place on secondary side, underneath the package
W060		1: 1: 15uf 0402	Place as close to the package as possible
W070		1: 2uf 0402	Place as close to the package as possible
W080_V0		1: 1uf 0201	Place as close to the package as possible
W090		1: 1uf 0402	Place as close to the package as possible
W100	1: 1uf 0402 (Panculator)		Place on secondary side, underneath the package
W110	2: 15uf 0402		Place on secondary side, underneath the package
W120	1: 15uf 0402		Place on secondary side, underneath the package
W130		6: 1uf 0201	Place on secondary side, underneath the package

Layout Note:


1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Length match<25mil




SVID_543016:
Table 10-10, SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	WY1 [inches]	WY2 [inches]	R _{Y1} [°]	R _{Y1} [°]	R _{Y1} [°]	R _{Y1} [°]	VCC [V]
VIDSOUT							100	100	0	10	1.0
VIDSCK	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	Empty	45	0	50	
VIDALERT #							56	Empty y	220	0	

Figure 10-7. Routing Illustration for SVID Topology





071.SKYLA.000U

(#543016) The Skylake U/Y processor supports only two DDI ports - Port 1 and Port 2.


(#543016) eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω ±1%	Max = 100 mils

(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLCLK	PU to 3.3 V with 2.2-k ±5% resistor	NC
Port 2	DDPC_CTRLCLK	PU to 3.3 V with 2.2-k ±5% resistor	NC

Design Guideline:
Skylake processor signal eDP_RCOMP should be connected to the VCCIO rail via a single 24.9 ±1% Ω resistor.



Main Func = CPU

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)CPU

Size
A3

Document Number
Tesla SKL-U


Rev
-1

Date: Tuesday, July 21, 2015


Sheet 9 of 102

CORE

U-Line 23e 28W
IccMax current-10ms max = 34 A



VCCSA



SLICED GT

U-Line 23e 28W
IccMax current-10ms max[A] = 67 A




Table S3-3. SKL U Bulk Decoupling Requirements

Bulk Decoupling Locations	Requirements	Notes
VCC Power Plane at VR output	1x 220uF (@4.5mD ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	1x 220uF (@4.5mD ESR)	Placed at backside side near to VR output
VCCGT Power Plane at VR output	2x 220uF (@4.5mD ESR)	Placed at primary side near to VR output
VCCGT's Power Plane at VR output	1x 220uF (@4.5mD ESR)	Placed at primary side near to VR output Additional components needed when supporting 23e
VCCIO Power Plane at VR output	1x 220uF (@4.5mD ESR)	Placed at primary side near to VR output Only needed when supporting 23e
VCCSA Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output
VCCSA Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output

Note: These requirements are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.

Table S3-4. Decoupling Requirements for SKL U Processor (Sheet 1 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCC	9x 22uF 0603		Place on secondary side, underneath the package
	7x 10uF 0402		
	15x 1uF 0201		
		8x 47uF 0805 (6.3V) ¹	
VCCGT	10x 10uF 0402		Place on secondary side, underneath the package
	12x 1uF 0201		
		3x 47uF 0805 (6.3V) ¹	
		7x 22uF 0603	
VCCGTx	8x 10uF 0402		Place on secondary side, underneath the package Only needed when supporting 23e
		3x 47uF 0805	
		5x 22uF 0603	
		8x 22uF 0603	
VCCSA	7x 10uF 0402		Place on secondary side, underneath the package
	7x 1uF 0201		
VCCIO	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
VDDQ	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
VDDQC	1x 1uF 0201		Place on secondary side, underneath the package
	4x 10uF 0402		
VCCPLL	1x 1uF 0402		Place as close to the package as possible
VCCST	1x 1uF 0402		Place as close to the package as possible

Table S3-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package Placeholder only
VCCIOPIO	2x 10uF 0402		Place on secondary side, underneath the package
VCCOPC	1x 10uF 0402		Place on secondary side, underneath the package
	6x 1uF 0201		

BOM1

Main Func = CPU



UNSLICED GT

VCCIO





Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package. Placeholder only.
VCCGPPIO	2x 10uF 0402		Place on secondary side, underneath the package.
VCCGPC	1x 10uF 0402		Place on secondary side, underneath the package.
	6x 1uF 0201	(6.3V)*	
VCCGT	10x 10uF 0402	8x 10uF 0402	Place on secondary side, underneath the package.
	12x 1uF 0201		
		3x 47uF 0905 (6.3V)*	Place as close to the package as possible.
		7x 22uF 0603	
		3x 47uF 0805	Place as close to the package as possible.
		5x 22uF 0603	Additional components needed when supporting 23e
VCCGTx	8x 10uF 0402		Place on secondary side, underneath the package. Only needed when supporting 23e.
		8x 22uF 0603	Only needed when supporting 23e.
VCCSA	7x 10uF 0402		Place on secondary side, underneath the package.
	7x 1uF 0201		
		6x 10uF 0402	Place as close to the package as possible.
VCCIO	2x 10uF 0402		Place on secondary side, underneath the package.
	4x 1uF 0201		
		4x 1uF 0402	Place as close to the package as possible.
VDDQ	2x 10uF 0402		Place on secondary side, underneath the package.
	4x 1uF 0201		
		4x 10uF 0402	Place as close to the package as possible.
VDDQC	1x 1uF 0201		Place on secondary side, underneath the package.
VCCPLL		1x 1uF 0402	Place as close to the package as possible.
VCCST		1x 1uF 0402	Place as close to the package as possible.




PCH DERIVED RAILS




GTUS

+V_VCCGTUS_VR can merge to +VCCGT

20141114 Alden



U-line 23e 28W
IccMax current-10ms max = 34 A



BOM1

(Blanking)



(Blanking)

BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)SODIMM3_SODIMM4		
Size A4	Document Number Tesla SKL-U	Rev -1
Date Tuesday, July 21, 2015	Sheet 14	of 102

Main Func = PCH




Table 8-1. Switchable Graphics GPIO Requirements

GPIO	Usage
DGPU_PWR_EN#	BIOS drives to turn on/off the discrete graphics power.
DGPU_PWROK	dGPU voltage regulator drives to indicate power status to the PCH. It enables clocks to dGPU.
DGPU_HOLD_RST#	Discrete Graphics Enable signal. BIOS controls and a PCH GPIO drives. It gates Platform Reset to enable Reset for the dGPU.
DGPU_PRSENT#	Used only by the CRB or if Graphic Cards requiring AC caps on the motherboard or add-in card is supported on the platform to indicate that a card is present.

[#545659 Rev0.7]

GPIO Group Summary

GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCPGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCPGPPF	1.8V
Primary Well Group G (GPP_G)	VCCPGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V

BOM1



USB 2.0 Table

Pair	Device
0	USB3.0 port1 (Debug Port)
1	USB2.0 Port2
2	USB2.0 Port3 (IOBD)
3	X
4	CAMERA
5	Card Reader
6	Touch Panel
7	Bluetooth

#545659 (SKL_PCH_U_Y_EDS Rev0.7)

Figure 3-1. HSIO Muxing on SKL PCH-LP (U Series)




Table 24-2. PCI Express* Port Feature Details

SKL	Max Device (Ports)	Max Lanes	PCIe Gen Type	Encoding	Transfer Rate (MT/s)	Theoretical Max Bandwidth (GB/s)		
						x1	x2	x4
U	6	12	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00
			3	128b/130b	8000	1.00	2.00	3.94
Y	5	10	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00

Table 24-3. PCI Express® Link Configurations Supported

SKU	PCIe Link Config	PCI Express® Lanes											
		1	2	3	4	5	6	7	8	9	10	11	12
U	1x4	Port1				Port5				Port9			
	2x2	Port1		Port3		Port5		Port7		Port9		Port11	
	1x2 + 2x1	Port1		Port3		Port5		Port7		Port8		Port9	
	4x1	Port1		Port2		Port3		Port4		Port5		Port6	
		Port1		Port2		Port3		Port4		Port5		Port6	
		Port1		Port2		Port3		Port4		Port5		Port6	
Y	1x4	Port1				Port5							
	2x2	Port1		Port3		Port5		Port7					
	1x2 + 2x1	Port1		Port3		Port4		Port5		Port7		Port8	
	4x1	Port1		Port2		Port3		Port4		Port5		Port6	
		Port1		Port2		Port3		Port4		Port5		Port6	
		Port1		Port2		Port3		Port4		Port5		Port6	
	1x2									Port9			
	2x1									Port9 Port10			



緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU (LPC/SPI/SMBUS/CL/CLK)			
Size	Document Number		Rev
A2	Tesla SKL-U		-1

Main Func = PCH


Strap pin:

Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. * 1 = Port B is detected.
DDPC_CTRLDATA	*

These two signals have weak internal pull-down
0 = Port C is not detected.
1 = Port C is detected.



BT_DISABLE# 61
GPU_EVENT# 79



PCH strap pin:




Flash Descriptor Security Override/ Intel ME Debug Mode	
HDA_SDO	Low = Default * High = Enable

The internal pull-down is disabled after
PLTRST# deasserts

PCH strap pin:











NO REBOOT	
HDA_SPKR	* Low = Enable (Default) High = Disable



The internal pull-down is disabled after
PLTRST# deasserts




BOM1

Main Func = PCH


[illegible]






Main Func = PCH



BOM1

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (RSVD)		
Size A4	Document Number Tesla SKL-U	Rev -1
Date: Tuesday, July 21, 2015		Sheet 22 of 102











Main Func = PCH



BOM1

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (VSS)		
Size A3	Document Number	Rev -1
Date: Tuesday, July 21, 2015	Sheet 23	of 102

SSID = KBC




Nuvoton KBC PSL Logic

Inputs			Output
PSL_IN1_GPI070	PSL_IN2_GPI060	Bit 1 of P7DOUT Register	PSL_OUT_GPI070
Low	X	X	Low
High	High-to-Low	X	Low
High	X	0-to-1	High

SSID = Flash.ROM


SPI ROM Equal length need to less than 500mil

U2502			
Main	Winbond		72.25128.0E1
SC			
SD			



SSID = RBATT


SSID = RBATT



Test point




High Detect
Need to Check whether to PD in PCH Side




ALERT# /T CRIT#
Pull-up Resistor

Layout 15 mil


T_CRIT temperature strapping point





INTERNAL STEREO SPEAKERS


RIGHT SIDE



Place these EMI components close to speaker connector.

Only needed if speaker connector is physically far from audio codec. When in doubt, it's always a good idea to have population option.




LEFT SIDE



08/12 SPK1 20.F2348.007 Change to 20.F1621.004


06/12 SPK1 原本為4Pin, 換7 pin 接 Hall Sensor 訊號

ACES-CON4-I7-GP-U1
20.F1621.004
2nd = 20.F1937.004
3rd = 020.F0243.0004



Place these EMI components close to speaker connector.

Only needed if speaker connector is physically far from audio codec. When in doubt, it's always a good idea to have population option.



BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			Audio IO
Size	Document Number	Rev	
A3	Tesla SKL-U	-1	
Date:	Tuesday, July 21, 2015	Sheet	29 of 102

Main Func = Audio

(Blanking)


BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Tesla SKL-U	Rev -1
Date: Tuesday, July 21, 2015		Sheet 30 of 102




For RTL8111G(S)/ RTL8111GUS/ RTL8106EUS
*Place C3138 to C3141 close to each VDD10 pin-- 3, 8, 22, 30

For RTL8111G(S)/ RTL8111GUS/ RTL8106EUS
*Place C20 and C21 close to each VDD10 pin-- 22 (Reserved)



25MHz XTAL



Crystal 27MHz			
MAIN	HASONIC	82.30020.G71	78.15034.L1L
2ND	HARMONY	82.30020.D41	78.18034.1FL

Change LAN PN to SC50H01259


LAN and Transformer Config:

LAN/Transformer	
RTL8111GUL 1000M 20200540	
1000M Transformer 068.IH219.3001	Main source
1000M Transformer 68.89246.301	2nd source

BOM1

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LAN RTL8111	
Size A3	Document Number
Date: Wednesday, August 19, 2015	Rev -1
Sheet 31 of 102	

10/100M/1000M Lan Transformer




1000M Lan Transformer pin define


Part Number	Insertion Loss (dB Max) 1-100MHz	Return loss (dB MIN @1
IH-106-A	-1.0	-18 -14.4 -13.1

SCHEMATICS :

Pin Define



LAN Connector



022.10001.00A1


2nd = 022.10001.0E71

08/13 RJ45 22.10019.141 change to 022.10001.00A1

RJ45 Pin define

Pin	Description	10base-T	100Base-T	1000Base-T
1	Transmit Data+ or BiDirectional	TX+	TX+	BI_DA+
2	Transmit Data- or BiDirectional	TX-	TX-	BI_DA-
3	Receive Data+ or BiDirectional	RX+	RX+	BI_DB+
4	Not connected or BiDirectional	n/c	n/c	BI_DC+
5	Not connected or BiDirectional	n/c	n/c	BI_DC-
6	Receive Data- or BiDirectional	RX-	RX-	BI_DB-
7	Not connected or BiDirectional	n/c	n/c	BI_DD+
8	Not connected or BiDirectional	n/c	n/c	BI_DD-




The connector is 8 pin RJ45 (8P8C) male



The associated connector is 8 pin RJ45 (8P8C) female



10/100/1000 LAN surge circuit For test stuff



8/25 將ED3203,ED3204 屬性ESD STUFF OPTION 改成DY, 上件會無法Wake on Lan

10/13 ED3203,ED3204 改成跟ED3501一樣, 增加三個Source

10/23 將3rd Source拿掉 75.09904.07C, 因為已有案子50米網線測不過(Part number跟ED3501一樣,BOM別帶錯)

10/23 ED3203, ED3204 ESD STUFF OPTION改 DY, 不上件

AZ&NON AZ

Function LOCATION	AZ	NON AZ
ED3102	DY	ASM
R3114	DY	ASM
ED3103	ASM	DY
ED3104	ASM	DY
ED3105	ASM	DY
ED3106	ASM	DY
ED3107	ASM	DY
ED3108	ASM	DY
R3112	ASM	DY
R3115	ASM	DY
R3116	ASM	DY
R3117	ASM	DY
R3118	ASM	DY
R3119	ASM	DY
R3120	ASM	DY

06/13 Delete LAN_AGND

BOM1

緯創資通 Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichang, Taipei Hsien 221, Taiwan, R.O.C.	
Title RJ45&Transformer	
Size AZ	Document Number
Tesi SKL-U	
Date: Wednesday, August 19, 2015	Sheet 32 of 102
Rev -1	

BOM1

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A2	Document Number T-101-011-11	Rev 1
------------	---------------------------------	----------

A2	Tesla SKL-U	-1
Date:	Tuesday, July 21, 2015	Sheet 33 of 102

UC, UC_ST, DY_UC_TI不上件
USB charger






Table 5. Truth table control pins CTLx

Table 6. Attach detector truth table

Table 3 can be used as an aid to program the TPS2544 per system states however not restricted to below settings only.






Table 3. Control Pin Settings Matched to System Power States

BOM1



	5	4	3	2	1
D					
C					
B					
A					

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number Tesla SKL-U		Rev -1
Date:	Tuesday, July 21, 2015		Sheet 35 of 102




WIDE PATTERN (MIN 500MA)
PLACE NEAR USB CONNECTOR



08/18 ED3501 USB_PP2 Change to USB_PP2_TVS
USB_PN2 Change to USB_PN2_TVS
USB_PP1_CHG Change to USB_PP1_R
USB_PN1_CHG Change to USB_PN1_R

08/19 ED3501 USB_PN1_R 與 USB_PP1_R SWAP
USB_PP2_TVS 與 USB_PN2_TVS SWAP



6/17 ED3501 Change Part Number to 75.09904.07C
與 ED3602 合併, 共用一顆ESD

BOM1

緯創資通 Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wh Rd., Hsichang, Taipei Hsien 221, Taiwan, R.O.C.		
Title USB30		
Size A2	Document Number	Rev
Tesla SKL-U		-1
Date: Tuesday, July 21, 2015	Sheet 36	of 102

	5	4	3	2	1
D					
C					
B					
A					

BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A3	Tesla SKL-U	-1
Date:	Tuesday, July 21, 2015	Sheet 37 of 102

Main Func = USB3.0 Port1

(Blanking)

BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Tesla SKL-U	Rev -1
Date: Tuesday, July 21, 2015		Sheet 38 of 102

Main Func = USB3.0 Port1


(Blanking)

BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Tesla SKL-U	Rev -1
Date: Tuesday, July 21, 2015		Sheet 39 of 102

5V_S0


3D3V_S0



CCSTG_EN


```
+VCCSTG( ICCMAX.=0.16A)
```

VCCSTG should only ramp up equal to or after VCCST.




V1.8A

Need to Check




V1.8S




MANAGEMENT RAIL POWER GENERATION

VCCST



Main Func = Power Plane & Sequence




BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Connected_Standby(1/2)+DS3		
Size A4	Document Number Tesla SKL-U	Rev -1
Date: Tuesday, July 21, 2015	Sheet 41 of 102	

Main Func = DIMM1
Main Func = DIMM2


VREF CIRCUITRY





Layout Note:
Place Close DIMMs




SA_DIMM_VREFDQ
DIMM1 M_VREF_CA_DIMMB


Layout Note:
Place Close DIMM1









Pin#	Symbol	Comments
1	BATT+	Battery Positive Power
2	BATT+	Battery Positive Power
3	Clock	SMBus clock interface I/O pin
4	Data	SMBus data interface I/O pin
5	Detection	Connect to 10kohm resistor
6	RTC	Support RTC power or reserved
7	GND -	Common Ground Power
8	GND -	Common Ground Power











Main Func = CPU_CORE



BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU VCORE(2/3)			
Size A3	Document Number		Rev
	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015	Sheet 47 of	102



5	4	3	2	1
D				D
C				C
B				B
A				A

BOM1

緯創資通		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wh Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.		21F, 8B, Sec.1, Hsin Tai Wh Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU VCCGTUS			
Size	Document Number	Rev	
A2	Tesla SKL-U	-1	
Date	Tuesday, July 21, 2015		
Sheet		49	of 102

BOM1

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

CPU_VCCSA

Size
A3


	Document Number
--	-----------------

Tesla SKL-U

Rev	-1
-----	----

Date: Tuesday, July 21, 2015

Sheet 50 of 102




Design Current=10.33A
15.5A<OCP>18.6A


State	S3	S5	VDDR	VTTREF	VTT
S0	H1	H1	On	On	On
S3	Lo	H1	On	On	Off(H1-Z)
S4/S5	Lo	Lo	Off	Off	Off

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CH0KE 0.68UH PCMC063T-R68 5-5.5mohm Isat =25Arms 68.R6810.20B
O/P cap:CHIP CAP C 22U 6.3V M0805 X5R / 78.22610.51L
H/S: SIS412 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037
L/S: SIS780 / 14.5mOhm/17.5mOhm@4.5Vgs / 84.00780.037


VCCIO



EOPIO and EDRAM




AOZ1268 for 1D0V




BOM1	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
DCDC-V1D00A	
Size Custom	Rev -1
Document Number	
Tesla SKL -	
Date:	Issued: July 21, 2015
Sheet	53 of 102

S-1339D18for 1D8V_S0



1D8V_S5



	5	4	3	2	1
D					
C					
B					
A					


BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number Tesla SKL-U	Rev -1
Date Tuesday, July 21, 2015	Sheet 1	of 56 of 102




SSID = VIDEO

HDMI Passive Level Shifter

Close to HDMI Connector




HDMI DDC Passive Level Shifter




10/15 ED5701,ED5702,ED5706 Change Part number to 75.00524.073

HDMI CONNECTOR




08/12 HDMI11 22.10296.B41 Change to 022.10025.0061



07/02 Change Part Number 84.07002.I31(禁用) to 84.2N702.J31

HDMI A type pin define
(Total: 19pin)

Pin	Pin定義
1	TMDS Data2+
2	TMDS Data2 Shield
3	TMDS Data2-
4	TMDS Data1+
5	TMDS Data1 Shield
6	TMDS Data1-
7	TMDS Data0+
8	TMDS Data0 Shield
9	TMDS Data0-
10	TMDS Clock+
11	TMDS Clock Shield
12	TMDS Clock-
13	CEC
14	Reserved (N.C. on device)
15	SCL
16	SDA
17	DDC/CEC Ground
18	+5V Power
19	Hot Plug Detect



08/19 HPD_HDMI_CON & DDC_CLK_HDMI SWAP

(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015		Sheet 58 of 102



	5	4	3	2	1
D					
C					
B					
A					

(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015	Sheet	59 of 102

SSID = SATA



BOM1

Title		
SATA IF HDD/ODD		
Size A3	Document Number	Rev
Tesla SKL-U		-1
Date: Wednesday, July 22, 2015	Sheet 60 of 102	

(Blanking)

BOM1


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
RESERVED		
Size	Document Number	Rev
A4	Tesla SKL-U	-1
Date:	Tuesday, July 21, 2015	Sheet 62 of 102

(Blanking)


BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title RESERVED		
Size A4	Document Number Tesla SKL-U	Rev -1
Date: Tuesday, July 21, 2015		Sheet 63 of 102


Power Button



FLEX360 Power Button



FLEX360 CHARGER LED




Electro-Optical Characteristics (Ta=25°C)


Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Forward Voltage	V_F	1.7		2.3	V	$I_F=5mA$
	T_3	2.7		3.3		

Chip Materials	Emitted Color
AlGaInP	Brilliant Orange
InGaN	Pure White


POWER BTN LED





FLEX360 POWER BTN LED




Test point



Internal Keyboard Connector



Item	Device
1	NOVO Button
2	Audio Jack
3	USB Card Reader
4	USB2.0 Port4



U6301 place near to IOCN1


Diagram of the AFT14P-GP connector pinout:

- Pin 1: USB CPU PP2
- Pin 2: USB CPU P2
- Pin 3: KBC_NORD_BTN
- Pin 4: 3D_V_SS
- Pin 5: ST_USB5_S3
- Pin 6: (unlabeled)
- Pin 7: (unlabeled)
- Pin 8: (unlabeled)
- Pin 9: (unlabeled)
- Pin 10: (unlabeled)
- Pin 11: (unlabeled)
- Pin 12: VOL_UP_BTN
- Pin 13: VOL_DOWN_BTN
- Pin 14: SCREEN_ROTATE_LOCK
- Pin 15: 3D_V_AUX_SS


Connector labels on the right: AFTP6619, AFTP6620, AFTP6609, AFTP6617, AFTP6618, AFTP6616, AFTP6621, AFTP6622, AFTP6623, AFTP6624.

Label: AFT14P-GP

10/13 VOL_UP_BTN# 跟 VOL_DOWN_BTN# , net name 互换



Flex360 SENSOR BD



06/12 Delete Hall Sensor CONN, 換7 pin 與SPK 訊號接同一-CONN, SPK1

[illegible]

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A3

Document Number


Date: Tuesday, July 21, 2015

Rev
-1

Tesla SKL-U

Sheet 67 of 102

Debug Connector



BOM1		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Debug connector		
Size	Document Number	Rev
A4	Tesla SKL-U	-1
Date:	Tuesday, July 21, 2015	Sheet 68 of 102


(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015	Sheet	69 of 102

SC Digital_G-sensor

The Slave Address (SAD) associated to the LIS3DH is 001100xb. SDO/SA0 pad can be used to modify less significant bit of the device address. If SA0 pad is connected to voltage supply, LSb is '1' (address 0011001b) else if SA0 pad is connected to ground, LSb value is '0' (address 0011000b). This solution permits to connect and address two different accelerometers to the same I2C lines.



(Blanking)

BOM1

緯創資通Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reserved	
Size	Document Number
A3	Tesla SKL-U
Date:	Tuesday, July 21, 2015
Sheet	71 of 102
Rev	-1

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Date: Tuesday, July 21, 2015

Rev
-1

Tesla SKL-U

Sheet 73 of 102

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Date: Tuesday, July 21, 2015

Rev
-1






Tesla SKL-U

Sheet 74 of 102

(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015		Sheet 75 of 102



61,82 FBA_DQ[63:0]

<<

GPU118

2 OF 14

FBA_D0 E18
FBA_D1 E18
FBA_D2 E16
FBA_D3 E17
FBA_D4 D20
FBA_D5 D21
FBA_D6 E20
FBA_D7 E21
FBA_D8 E15
FBA_D9 D15
FBA_D10 E13
FBA_D11 E13
FBA_D12 C13
FBA_D13 E14
FBA_D14 D13
FBA_D15 B15
FBA_D16 B15
FBA_D17 C16
FBA_D18 A15
FBA_D19 A18
FBA_D20 A18
FBA_D21 A18
FBA_D22 C18
FBA_D23 C18
FBA_D24 B24
FBA_D25 A25
FBA_D26 A24
FBA_D27 A24
FBA_D28 B21
FBA_D29 C21
FBA_D30 C21
FBA_D31 B24
FBA_D32 B24
FBA_D33 B24
FBA_D34 T22
FBA_D35 N25
FBA_D36 N26
FBA_D37 N26
FBA_D38 N26
FBA_D39 N24
FBA_D40 Y22
FBA_D41 Y22
FBA_D42 U22
FBA_D43 Y24
FBA_D44 Y24
FBA_D45 A24
FBA_D46 Y22
FBA_D47 A22
FBA_D48 AD27
FBA_D49 AB25
FBA_D50 AD28
FBA_D51 AC25
FBA_D52 AC25
FBA_D53 V26
FBA_D54 V26
FBA_D55 V26
FBA_D56 R26
FBA_D57 N27
FBA_D58 N27
FBA_D59 V26
FBA_D60 V26
FBA_D61 V27
FBA_D62 V27
FBA_D63 W25

NC	FB_CLAMP
GF119	



FBA_CMD0 C27
FBA_CMD1 C26
FBA_CMD2 F24
FBA_CMD3 D27
FBA_CMD4 D26
FBA_CMD5 F26
FBA_CMD6 F26
FBA_CMD7 F23
FBA_CMD8 G22
FBA_CMD9 G23
FBA_CMD10 G24
FBA_CMD11 G24
FBA_CMD12 F27
FBA_CMD13 G25
FBA_CMD14 G22
FBA_CMD15 G25
FBA_CMD16 M24
FBA_CMD17 M23
FBA_CMD18 K24
FBA_CMD19 K23
FBA_CMD20 M25
FBA_CMD21 M25
FBA_CMD22 K26
FBA_CMD23 K22
FBA_CMD24 J23
FBA_CMD25 J23
FBA_CMD26 J24
FBA_CMD27 K24
FBA_CMD28 K25
FBA_CMD29 J27
FBA_CMD30 J26
FBA_CMD31 J26

>>FBA_CSOL 81
>>FBA_ODTL 81
>>FBA_CKEH 81
>>FBA_RST 81.82
>>FBA_A9 81.82
>>FBA_A7 81.82
>>FBA_A2 81.82
>>FBA_A0 81.82
>>FBA_A4 81.82
>>FBA_A1 81.82
>>FBA_BA0 81.82
>>FBA_WE# 81.82
>>FBA_CAS# 81.82
>>FBA_CSOH 82
>>FBA_ODTH 82
>>FBA_CKEH 82
>>FBA_A13 81.82
>>FBA_A8 81.82
>>FBA_A6 81.82
>>FBA_A11 81.82
>>FBA_A5 81.82
>>FBA_A3 81.82
>>FBA_BA2 81.82
>>FBA_BA1 81.82
>>FBA_A12 81.82
>>FBA_A10 81.82
>>FBA_RAS# 81.82

GF117/GF119 GK208	
NC	FBA_CMD32
FBA_DEBJ00	FBA_CMD34
FBA_DEBJ01	FBA_CMD35

FBA_CLK0 D24
FBA_CLK0# D25
FBA_CLK1 N22
FBA_CLK1# M22


>>FBA_CLK0 81
>>FBA_CLK0# 81
>>FBA_CLK1 82
>>FBA_CLK1# 82

81 FBA_DQM0 D18
81 FBA_DQM1 D14
81 FBA_DQM2 C17
81 FBA_DQM3 C22
82 FBA_DQM4 P24
82 FBA_DQM5 W24
82 FBA_DQM6 A25
82 FBA_DQM7 U25

81 FBA_DQS0 E18
81 FBA_DQS1 C15
81 FBA_DQS2 B16
81 FBA_DQS3 R25
82 FBA_DQS4 V26
82 FBA_DQS5 W23
82 FBA_DQS6 AB28
82 FBA_DQS7 T26

81 FBA_DQS0# E18
81 FBA_DQS1# C14
81 FBA_DQS2# A16
81 FBA_DQS3# A22
82 FBA_DQS4# P25
82 FBA_DQS5# W22
82 FBA_DQS6# AB27
82 FBA_DQS7# T27

GF119	FB_PLL_AVDD
NC	FB_PLL_AVDD
FB_PLLAVDD	FB_DLL_AVDD
GF117	




TP7801

FB_VREF PROBE GPU D23


N155-GT-S-A2-GP

GPU BOM CTRL

Memory ODTx, CKEx and RST Termination




FBCLK Termination placed near each VRAM at board edge side



BOM1


緯創資通 Wistron Corporation		
21F, 8B, Sec-1, Hsiao Tai Wu Rd., Hsuehshu, Taipei Hsien 221, Taiwan, R.O.C.		
Title GPU (3/5) VRAM I/F		
Size	Document Number	Rev
Custom	Tesla SKL-U	-1
Date: Tuesday, July 21, 2015	Sheet 78 of 102	

Data Bits 31:0 RANK 0




72.05463.D0U
VRAM BOM CTRL

10/23 VRAM1~VRAM8 改Part Number 72.05463.D0U




72.05463.D0U
VRAM BOM CTRL




08/18 C7801, C7804, C7805, C7810, C7811 Change to DY

08/18 C7814 Change to VRAM_8PCS




Data Bits 31:0 RANK 1



H5TC4G63AFR-11C-GP


72.05463.D0U
VRAM BOM CTRL

10/23 VRAM1-VRAM8 改Part Number 72.05463.D0U



H5TC4G63AFR-11C-GP

72.05463.D0U
VRAM BOM CTRL



08/18 C7915, C7921, C7926 Change to DY

08/18 C7914, C7917, C7918, C7919 ,C7920, C7925 Change to VRAM_8PCS

BOM1

Data Bits 63:32 RANK 0



BOM1


緯創資通Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wh Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
VRAM7.8 (4/4)		
Size	Document Number	Rev
A2	Tesla SKL-U	-1
Date	Sheet 84 of 102	
Tuesday, July 21, 2015		

12/17 Change back 12/17 Change back

	Main source	2nd source
PU8202 PU8204	084.06970.0037	84.03660.037
PU8203 PU8205	084.06970.0037	84.03660.037

06/30 Change PU8202-PU8205 Main Source & 2nd Source

12/17 Change back




Nvidia GPU Vreg Strap Table & P/N:

GPU	N15V-GM	N15S-GT
Vreg Mode	Config B	Config B
R1 (PR8222)	64.27025.6DL	64.20025.L0L
R2 (PR8206)	64.75015.6DL	64.20025.L0L
R3 (PR8208)	63.80034.1DL	64.20015.6DL
R4 (PR8209)	64.62015.6DL	64.18025.6DL
R5 (PR8204)	64.17415.6DL	63.80034.1DL
C (PC8223)	78.56222.2FL	78.27224.2FL

08/07 N16S-GT & N16V-GM 都为 Config B 0.9V

Item	N16S-GT-R/S	Item	N16V-GM-S
Device ID	0x1347	Device ID	0x1299
Package	GB4B-128GB2B-64	Package	GB2-64
Internal P/N	GM108-755/655.28mm	Internal P/N	GK208-620.28mm
ROM_SI	Refer to GM108 RAM Straps	ROM_SI	Refer to GK208 RAM Straps
ROM_SO	0x0000, 4.99Kohm pull down	ROM_SO	0x0, 5K pull up for Optima/0x9, 10K Pull Up for Discrete SKU
ROM_SCLK	0x0 for Optima, 4.99Kohm pull down	ROM_SCLK	0x1000/0x0, 4.99Kohm pull up
Strap0	Reserved (Keep pull-up 3V3_AON and pull-down footprints and null 49.9K pull-up)	Strap1	Reserved for Optima
Strap1	Reserved (Keep pull-up and pull-down footprints and leave them as stuffed by default)	Strap2	Device ID, 0x1001, 10Kohm pull UP
Strap2		Strap3	0x0 for Optima, 5Kohm pull low
Strap3		Strap4	Reserved for Optima
Open_VRG SKU	B	Open_VRG SKU	Config B (P/N not supported)
Strap4		Strap5	Reserved for Optima
Open_VRG SKU	B	Strap6	Reserved for Optima
NVYDD Boost Voltage	0.9V	Strap7	Reserved for Optima

07/09 3V3_AON Change to 3V3_MAIN



緯創資通

Wistron Corporation

21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

GPU CORE





Tesla SKL-U

Rev -1

Document Number

Date: Tuesday, July 21, 2015

Sheet 85 of 102



(Blanking)

BOM1


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015		Sheet 87 of 102

(Blanking)


BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number	Rev	
A3	Tesla SKL-U	-1	
Date:	Tuesday, July 21, 2015	Sheet	88 of 102



Structure boss




Stand off



Clip change to 434.03N0G.0001





Pin#	Pin Name
15	VBAT
14	GND
13	SWP
12	VCC_BOOST
11	IRQ
10	PMUVCC
9	I2C_SDA
8	I2C_SCL
7	GND
6	VEN
5	DWL_REQ
4	SIMVCC
3	VBAT
2	PVDD
1	GND

Table 43-2. Intel® NFC Connector Pin Map

Signal Name	SKL Signal Name	NFC Board Connector	√
GND		Pin 1	
NFC_VDD_IO		Pin 2	+V3.3A
NFC_MOD_VDD		Pin 3	+V3.3A
NFC_SWP_PWR_RSVD		Pin 4	
NFC_DFU	GPP_B15/GSPIO0_CS#	Pin 5	NFC Device FW update
NFC_RESET	SKL U: GPP_E4/DEVSLP0 SKL Y: GPP_E6/DEVSLP2	Pin 6	NFC Reset
GND		Pin 7	
NFC_SM_CK	SML0_CLK	Pin 8	SMLINK CLK
NFC_SM_DATA	SML0_DATA	Pin 9	SMLINK DATA
SWP_PWR		Pin 10	Route to test point
NFC_IRQ	GPP_E12/USB2_OC3#	Pin 11	NFC IRQ
VCC_ANTENNA_BOOST		Pin 12	Antenna Booster: +5VA
Reserved		Pin 13	
GND		Pin 14	
NFC_MOD_VDD		Pin 15	

Note: Refer to [Figure 43-9](#) for details on NFC module to board connector.

Note: Refer to Figure 43-9 for details on NFC module to board connector.

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	

NFC

Size

Document Number

Tesla SKL-U

Date: Tuesday, July 21, 2015

Sheet 90 of 102

Rev

-1

SSID = Finger Print

Reserved

BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Tesla SKL-U	Rev -1
Date Tuesday, July 21, 2015		Sheet 92 of 102

(Blanking)

BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number	Rev	
A3	Tesla SKL-U	-1	
Date:	Tuesday, July 21, 2015	Sheet	93 of 102

(Blanking)

BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number	Rev	
A3	Tesla SKL-U	-1	
Date:	Tuesday, July 21, 2015	Sheet	94 of 102

1

(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015		Sheet 95 of 102

(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015		Sheet 96 of 102

(Blanking)


BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015		Sheet 97 of 102


(Blanking)

BOM1


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015		Sheet 98 of 102



5	4	3	2	1
D				D
C				C
B				B
A				A




Red Words: Controlled by EC GPIO




Red: Power Ra

Red: Power Rail
Orange: Output from K2C
Light Blue: Output from CP



(EO-07158-001_v01)



Notes: - All 3.3V includes all rails powered at 3.3V
- PEX_VDD 1.05V includes all rails that are shared

Note:

- The ramp time for any rail must be more than 40 μ s and is recommended to be less than 2ms
- The ramp up overshoot should not exceed the silicon reliability limit voltage.
- The previous power rail must ramp up to 90% before the next power rail can start ramping up.
- No signal should be applied to the CPU before the power rails are fully ramped
- Refer to the JEDEC Memory Specification for memory related power sequencing.
- The order of HVVDD and PEV_VDD ramp-up can be reversed during GCA exit, when there is a back-to-back GCA entry/exit and/or when PEV_VDD takes longer to ramp down/during GCA entry.

3.10.2.2 Power-Down Sequence


There is no specific power down sequence. However, residual voltage from power down must not violate the power-up sequence when back to back GPU power-down and power-up events take place.




BOM1

緯創資通		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wh Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 8B, Sec.1, Hsin Tai Wh Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Power Block Diagram			
Size	Document Number	Rev	
A2	Tesla SKL-U	-1	
Date	Tuesday, July 21, 2015	Sheet	103 of 102


PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

