

Compal Confidential

EH7LW/EH5LW/FH5TW/EH7LC/EH5LC

DIS MB Schematic Document

LA-H791P

Rev: 2.0

2019.05.29

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Sheet	
				Size	Document Number
				Custom	EH7LW M/B LA-H791P
Date: Thursday, June 06, 2019				Sheet	1 of 57
				Rev	0.2

HDMI Conn.



page 29

DDI2
HDMI x 4 lanes

eDP




page 28

eDP

DDI

Interleaved Memory

DDR4-ON BOARD 4G 8Gb x16



page 19

260pin DDR4-SO-DIMM X1



page 20

Memory BUS
Dual Channel

1.2V DDR4 2400

USB 3.0
conn x1
USB3 port 1
USB2 port 1

page 35

USB 2.0
conn x2
USB2 port2 (MB)
USB2 port4(SUB)

page 35

CMOS
Camera
USB2 port 7

page 28

Card Reader
RTS5140
Reserved

USB2 port 6(SUB)

Finger
Printer
USB2 port 5Nvidia N17S-G0/G2
with GDDR5 x2

page 21~27

PCIe 3.0 x 4
8GT/s
port 1-4SATA Gen 3
6.0 Gb/s
(SATA2)page 31
PCIe 3.0 x4
8GT/s
Port 9-12Flexible IO
Base-U PCIe 3.0x2 (CML)PCIe 1.0
2.5GT/s
port 6
page 31PCIe 1.0
2.5GT/s
port 5SATA Gen 3
6.0 Gb/s
port 0
(SATA0)SATA Gen 1
1.5 Gb/s
port 1
(SATA1A)LAN(GbE)
Realtek 8111H
page 30

RJ45 conn.

SATA HDD
Conn.

page 33

SATA ODD
Conn.Intel Whiskey lake U
Intel Comet lake U

Processor

Cannon Lake PCH-LP

46x24 mm

15W

1528pin BGA
page 07~18WHL-U 4+2
WHL-U 2+2

LPC/eSPI BUS

CLK=24MHz

ENE
KB9022

page 36

Int.KBD



page 37

Touch Pad
PS2 (from EC) / I2C (from SOC)
USB2 port 8 (FP)

page 37

USBx8 48MHz

HD Audio

3.3V 24MHz

SPI

SPI ROM
128Mb page 9HDA Codec
ALC255
page 32Touch
ScreenUSB2 port 3
page 28

Int. Speaker

page 32

Int. DMIC
on Camera

page 28

UAI

page 35

Sub Board

LS-H802P
HDD/B
page 33LS-H783P
LID/B
page 38LS-H781P
IO/B
page 38LS-H784P
ODD/B
page 33Fan Control
page 39RTC CKT.
page 15Power On/Off CKT.
page 37DC/DC Interface CKT.
page 40Power Circuit DC/DC
page 41~54

Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2018/12/27		Deciphered Date		2019/12/27		Title					
								Block Diagrams					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size		Document Number		Rev			
						Custom		EH7LW M/B LA-H791P		0.2			
						Date:		Thursday, June 06, 2019		Sheet		2 of 57	

Board ID Table for AD channel

Vcc	3.3V +/- 5%					
Ra	100K +/- 1%					
Board ID	Rb	V _{BID} min	V _{BID} typ	V _{BID} max	EC AD3	PCB Revision
0	0	0 V	0 V	0.300 V	0x00 - 0x13	0.1(EVT)
1	12K +/- 1%	0.347 V	0.345 V	0.360 V	0x14 - 0x1E	0.2(DVT)
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1F - 0x25	0.3(PVT)
3	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x26 - 0x30	1.0(PreMP)
4	27K +/- 1%	0.691 V	0.702 V	0.713 V	0x31 - 0x3A	
5	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3B - 0x45	
6	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x46 - 0x54	
7	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64	

BOM Structure Table

BOM Option Table		BOM Option Table	
Item	BOM Structure	Item	BOM Structure
Unpop	@	MB Stage	EVT@/DVT@/PVT@/MP@
Connector	CONN@	G Sensor	GSEN@
		For over 3 cell battery	3S@
CODEC	255@/256@	MD BOM Select	NOX76@/X76DSAM@/ X76DMIC@/X76DHYN@/
EC Mode Select	LPC@ / ESPI@	VRAM BOM Select	X76VSAM@/X76VMIC@/ X76VHYN@/
For Intel CMC	CMC@	Memory related	SPD@/DDP@/MEM@
CNV1@/BT PCM Select	CNV1@/PCM@	CPU C10 support	C10@
EMI requirement	EMI@ / @EMI@	BOM select	15DIS@/15@/
ESD requirement	ESD@ / @ESD@	VGA chip	G0@/G2@
RF requirement	@RF@		
TPM	TPM@		
Finger Print	FP@/FPMC@		
Finger print power	FP3V@/FP5V@		
UMA or DGPU	UMA@/VGA@		
CPU Select	WHL@/CML@		
SATA/ODD select	RD@/NRD@/ODD@		
USB charger	CHG@		

Power State

STATE	SIGNAL						
	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	ON	OFF	OFF	OFF


Voltage Rails


Power Plane	Description	S0	S3	S4/S5
+19V_VIN	Adapter power supply	N/A	N/A	N/A
+12.6V_BATT	Battery power supply	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit.	N/A	N/A	N/A
+VCC_CORE	Processor IA Cores Power Rail	ON	OFF	OFF
+VCC_GT	Processor Graphics Power Rails	ON	OFF	OFF
+VCC_SA	System Agent power rail	ON	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator .	ON	OFF	OFF
+1.05VALW_PRIM	+1.05V Always power rail	ON	ON	ON*1
+1.05V_VCCSTU	Sustain voltage for processor in Standby modes	ON	ON	OFF
+VCCIO	CPU IO power rail	ON	OFF	OFF
+1.05VS_VCCSTG	+1.0VALW_PRIM Gated version of VCCST	ON	OFF	OFF
+1.2V_VDDQ	DDR4 +1.2V Power Rail	ON	ON	OFF
+1.8VALW_PRIM	+1.8V Always power rail	ON	ON	ON*1
+1.8VS	System +1.8V power rail	ON	OFF	OFF
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON*1
+3VS	System +3V power rail	ON	OFF	OFF
+5VALW	+5V Always power rail	ON	ON	ON
+5VS	System +5V power rail	ON	OFF	OFF
+RTCVCC	RTC Battery Power	ON	ON	ON
+1.0VSDGPU	+1.0VS power rail for N17S	ON*2	OFF	OFF
+1.35VSDGPU	+1.35VS power rail for GPU	ON*2	OFF	OFF
+1.8VSDGPU_AON	+1.8VS power rail for N17S(AON)	ON*2	OFF	OFF
+1.8VSDGPU_MAIN	+1.8VS power rail for N17S(MAIN)	ON*2	OFF	OFF
+VGA_CORE	Core power for discrete GPU	ON*2	OFF	OFF
Note : ON*1 means power plane is ON only when WOL enable and RTC wake at BIOS setting, otherwise it is OFF. ON*2 power plane is ON when DGPU turn on				

43 level BOM table

43 Level	Description	BOM Structure
431AHVB0L01	SMT MB AH791 EH7LW I37020U22 230 HDMI	8145U@/PCB@/MEM@/SDP@/X76DHYN@/VGA@/G0@/X76VHYN@/NC10@/CNVI@/NCHG@/FP@/3S@/LPC@/CMC@/GSEN@/RD@/ODD@/255@/BYOC@/TPM@/EVT@/X4E@/15@/15D1S@/FP3V@
431AHVB0L02	SMT MB AH791 EH7LW I38130U42 250 HDMI	8265U@/PCB@/MEM@/SDP@/X76DHYN@/VGA@/G2@/X76VHYN@/NC10@/CNVI@/NCHG@/FP@/3S@/LPC@/CMC@/GSEN@/RD@/ODD@/255@/BYOC@/TPM@/EVT@/X4E@/15@/15D1S@/FP3V@
431AHVB0L03	SMT MB AH791 EH7LW I38145U22 230 HDMI	8145U@/PCB@/WHL@/MEM@/SDP@/X76DHYN@/VGA@/G0@/X76VHYN@/NC10@/CNVI@/NCHG@/RD@/ODD@/3S@/LPC@/CMC@/255@/DVT@/X4E@/17@/
431AHVB0L04	SMT MB AH791 EH7LW I58265U42 230 HDMI	8265U@/PCB@/WHL@/MEM@/SDP@/X76DHYN@/VGA@/G0@/X76VHYN@/NC10@/CNVI@/NCHG@/RD@/ODD@/3S@/LPC@/CMC@/255@/DVT@/X4E@/17@/
431AHVB0L05	SMT MB AH791 EH7LW I38145U22 230V8 HDMI	8145U@/PCB@/WHL@/MEM@/SDP@/X76DHYN@/VGA@/G0@/X76VSAM@/NC10@/CNVI@/NCHG@/RD@/ODD@/3S@/LPC@/CMC@/255@/DVT@/X4E@/17@/
431AHVB0L06	SMT MB AH791 EH7LW I58265U42 230V8 HDMI	8265U@/PCB@/WHL@/MEM@/SDP@/X76DHYN@/VGA@/G0@/X76VSAM@/NC10@/CNVI@/NCHG@/RD@/ODD@/3S@/LPC@/CMC@/255@/DVT@/X4E@/17@/
431AHVB0L51	SMT MB AH791 EH5LW I38145U22 230 HDMI	8145U@/PCB@/WHL@/MEM@/SDP@/X76DHYN@/VGA@/G0@/X76VHYN@/NC10@/CNVI@/NCHG@/NRD@/3S@/LPC@/CMC@/255@/DVT@/X4E@/15@/15D1S@/
431AHVB0L52	SMT MB AH791 EH5LW I58265U42 230 HDMI	8265U@/PCB@/WHL@/MEM@/SDP@/X76DHYN@/VGA@/G0@/X76VHYN@/NC10@/CNVI@/NCHG@/NRD@/3S@/LPC@/CMC@/255@/DVT@/X4E@/15@/15D1S@/
431AHVB0L53	SMT MB AH791 EH5LW I38145U22 230V8 HDMI	8145U@/PCB@/WHL@/MEM@/SDP@/X76DHYN@/VGA@/G0@/X76VSAM@/NC10@/CNVI@/NCHG@/NRD@/3S@/LPC@/CMC@/255@/DVT@/X4E@/15@/15D1S@/
431AHVB0L54	SMT MB AH791 EH5LW I58265U42 230V8 HDMI	8265U@/PCB@/WHL@/MEM@/SDP@/X76DHYN@/VGA@/G0@/X76VSAM@/NC10@/CNVI@/NCHG@/NRD@/3S@/LPC@/CMC@/255@/DVT@/X4E@/15@/15D1S@/

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev
				Date:	Thursday, June 06, 2019	Sheet 3 of 57
				EH7LW M/B LA-H791P		0.2







I2C Address Table

BUS	Device	Address (8 bit)
I2C_0 (+3VS)	Reserved	
I2C_1 (+3VALW_PRIM)	TM-P3393-003 (TP)	0x2C
	FA577E-1206 (TP-ELAN)	0x15
	SA577C-12A0 (TP-ELAN)	0x15
SOC_SMBCLK (+3VS)	SO-DIMM2	0xA4
	G-Sensor	0x30
SOC_SML1CLK (+3VALW_PRIM)	GPU	0x9E
	EC	
EC_SMB_CK1 (+3VLP)	BQ24781 (Charger IC)	0x12
	BATTERY PACK	0x16

PWR Sequence_SKL-U2+2_DDR3L_Value_NON CS







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power Sequence	
Size	Document	Number	Rev		
Custom	EH7LW M/B LA-H791P		0.2		
Date:	Thursday, June 06, 2019	Sheet	6	of	57




#571021 CFL-U PDG R0.7 p.104

Table 5-13. DDI Disabling and Termination Guidelines

Port	Strap	How to Enable Port?	How to Disable Port?
Port 1	DDPB_CTRLDATA	Pull up to 3.3 V with 2-2.4 ohm 45% resistor	
Port 2	DDPC_CTRLDATA	Pull up to 3.3 V with 2-2.4 ohm 45% resistor	
Port 3	DDPD_CTRLDATA	Pull up to 3.3 V with 2-2.4 ohm 45% resistor	No Connect
Port 4	DDPF_CTRLDATA	Pull up to 3.3 V with 2-2.4 ohm 45% resistor	



HDMI DDC (Port B)



HDMI change to DDI2 port 11/26



HDMI change to DDI2 port 11/26



HDMI change to DDI2 port 11/26



HDMI change to DDI2 port 11/26



HDMI change to DDI2 port 11/26



HDMI change to DDI2 port 11/26





HDMI change to DDI2 port 11/26



HDMI change to DDI2 port 11/26




HDMI change to DDI2 port 11/26





For Intel debug, place to CPU side.

#575412 WHL-U PDG R0.8 Figure.13-6





For Intel debug, place to CPU side.

#575412 WHL-U PDG R0.8 Figure.13-6




For Intel debug, place to CPU side.

#575412 WHL-U PDG R0.8 Figure.13-6



For Intel debug, place to CPU side.



#575412 WHL-U PDG R0.8 Figure.13-6



Interleaved Memory



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WHL-U(2/12)DDR4		
				Size Document Number		Rev 0.2
				EH7LW M/B LA-H791P		
Date:	Thursday, June 06, 2019	Sheet	8	of	57	




SML0ALERT# / GPP_C5 (Internal Pull Down):
(Sampled: Rising edge of RSMRST#)

eSPI or LPC
* 0 = LPC is selected for EC --> For KB9022/9032 Use
1 = eSPI is selected for EC --> For KB9032 Only.

SMBALERT# / GPP_C2 (Internal Pull Down):
(Sampled: Rising edge of RSMRST#)

TLS Confidentiality
* 0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality)
1 = Enable Intel ME Crypto (TLS) (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.




Security Classification		Compal Secret Data		Title	
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date: Thursday, June 06, 2019		Sheet	9 of 57
Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Size	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date: Thursday, June 06, 2019		Sheet	9 of 57
Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Size	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date: Thursday, June 06, 2019		Sheet	9 of 57

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Size	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date: Thursday, June 06, 2019		Sheet	9 of 57
Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Size	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date: Thursday, June 06, 2019		Sheet	9 of 57



<32> HDA_SDINO HDA_SDINO



(Sampled: Rising edge of PCH_PWROK)

0 = Enable security measures defined in the file as a Descriptor.

strap should only be asserted high using external

pull up in manufacturing/ design environments often

(Sampled: Rising edge of PCH_PWROK)

* 0 = Disable TOP Swap mode.


1 = Enable TOR Swap Model

- > Two SDI signals to support two external codecs.

- SDO double pumped up to 48 Mb/s

- > Provides cadence for 44.1 kHz based


- > Support 1.5V, 1.8V, and 3.3V modes.



	DGPU_PRSENT
DIS,Optimus	0
UMA	1


#570990 CFL-U CRB R1.0
XTAL_FREQ_SELECT
LOW: 38.4/19.2MHz
HIGH: 24MHz

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title	WHL-U(4/12)HDA,EMMC,SDIO,CNV	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	EH7LW M/B LA-H791P	0.2
				Date:	Thursday, June 06, 2019	Sheet 10 of 57




Security Classification	Compal Secret Data			Compal Electronics, Inc. WHL-U(6/12)GPI0		
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title	WHL-U(6/12)GPI0 EH7LW/M/B LA-H791P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custor		0.2
				Date:	Thursday, June 06, 2019	Sheet 12 of 57

+1.05VALW_PRIM TO +1.05V_VCCSTU / +1.05VCCST





+1.8VALW_PRIM TO +1.8VS





+1.05VALW_PRIM TO +1.05VS_VCCSTG



#575962 WHL_DDR4_RVP_SCH R0.7
+VCCIO :
8 x 1uF
2 x 10uF





#575412 WHL_U_PDG_R0.7 table11-2
+1.2V_VDDQ_CPU:
9 x 10uF 0402
1 x 22uF 0603
4 x 1uF 0402




CPU C10 Save Power





+1.05VALW TO +1.05VS_VCCSTG



+1.2V TO +VCCPLL_OC






Security Classification		Compal Secret Data		Title	
Issued Date	2018/12/27	Deciphered Date	2019/12/27	WHL-U(8/12)Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.2
				Date: Thursday, June 06, 2019	
				Sheet 14 of 57	




#543016 PDG2.0 P.470
VCCRTC does not exceed 3.2 V.



Power Rail	Voltage
+CHGRTC	3.383V(MAX)
BAT54C(VF)	240 mV
+RTCVCC	3.143V
Result : Pass	



RTC Battery




Security Classification				Compal Secret Data				Title			
Issued Date				2018/12/27				2019/12/27			
Deciphered Date				2019/12/27				2019/12/27			
This sheet of engineering drawing is the proprietary property of Compal Electronics, Inc. and contains confidential and trade secret information. This sheet may not be transferred from the custody of the competent division of R&D Department except as authorized by Compal Electronics, Inc. Neither this sheet nor the information it contains may be used by or disclosed to any third party without prior written consent of Compal Electronics, Inc.				WHL-U(9/12)Power				EH7LW M/B LA-H791P			
Date:				Thursday, June 06, 2019				Sheet 15 of 57			



Trace Length < 25 mils

Processor Power Rails

Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTx}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_IPB}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCIOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed



Security Classification	Compal Secret Data		Title	
Issued Date	2018/12/27	Deciphered Date	2019/12/27	2019/12/27
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.2
Date: Thursday, June 06, 2019				Sheet 16 of 57

UC1R

CR34

VSS_1

BT5

VSS_2

CP35

VSS_3

CM37

VSS_4

CK37

VSS_5

AW1

VSS_6

VSS_7

VSS_7

CM1

VSS_8

BD6

VSS_9

AY4

VSS_10

B34

VSS_11

E35

VSS_12

A4

VSS_13

AE24

VSS_14

AE26

VSS_15

AF25

VSS_16

AG24

VSS_17

AG26

VSS_18

AH24

VSS_19

AH25

VSS_20

B2

VSS_21

B36

VSS_22

C36

VSS_23

C37

VSS_24

CN1

VSS_25

CN2

VSS_26

CN37

VSS_27

CP2

VSS_28

D1

VSS_29

A32

VSS_30

F33

VSS_31

A3

VSS_32

B37

VSS_33

C336

VSS_34

A36

VSS_35

BK10

VSS_36

C14

VSS_37

AB27

VSS_38

BK2

VSS_39

CK1

VSS_40

BK28

VSS_41

AB3

VSS_42

AB30

VSS_43

BK3

VSS_44

CK4

VSS_45

AB33

VSS_46

BK33

VSS_47

CK7

VSS_48

AB36

VSS_49

BK4

VSS_50

CL2

VSS_51

AB4

VSS_52

BK7

VSS_53

CM13

VSS_54

AB7

VSS_55

BL25

VSS_56

CM17

VSS_57

AC10

VSS_58

BL28

VSS_59

CM21

VSS_60

AC27

VSS_61

BL29

VSS_62

CM25

VSS_63

AC30

VSS_64

BL30

VSS_65

CM29

VSS_66

BL31

VSS_67

CM31

VSS_68

AD33

VSS_69

BL32

VSS_70

CM33

VSS_71

AD35

VSS_72

VSS_73

VSS_74

CM5

VSS_76

BM35

VSS_78

VSS_79

VSS_80

BM36

CN13

AE7

VSS_82

BM9

VSS_84

CN17

AF27

VSS_86

BN30

CN21

VSS_88

AF3

VSS_89

BN7

VSS_90

CN25

VSS_91

AF30

VSS_92

CN29

VSS_93

AF33

BP15

VSS_95

AF36

VSS_96

AF4

VSS_97

CN5

VSS_98

AF7

VSS_99

BP25

CN9

VSS_100

AG10

VSS_101

BP3

VSS_102

CP1

VSS_103

BP32

VSS_104

CP11

VSS_105

AH27

VSS_106

BP33

VSS_107

CP13

VSS_108

AH28

VSS_109

BP4

VSS_110

CP15

VSS_111

AH29

VSS_112

BP7

VSS_113

CP19

VSS_114

AH30

VSS_115

CP21

VSS_116

AH31

VSS_117

CP27

VSS_118

BR19

VSS_119

AH33

VSS_120

BR25

VSS_121

CP37

VSS_122

AJ25

VSS_123

BT15

VSS_124

BT16

VSS_125

CP9

VSS_126

AJ7

VSS_127

CR2

VSS_128

AK3

VSS_129

CR36

VSS_130

AT4

VSS_131

BY11

VSS_132

AK36

VSS_133

BT25

VSS_134

D25

VSS_135

AK4

VSS_136

BT28

VSS_137

BT33

VSS_138

D5

VSS_139

AL29

VSS_140

VSS_141

VSS_142

VSS_143

VSS_144

WHL-U42_BGA1528

17 of 20

UC1S

BT35

D6

AL32

BT36

D8

AL7

D9

AM10

BU11

E23

AM28

E27

AM33

BU23

E29

AM35

BU24

E31

BU25

E33

AN25

BU7

E9

AN28

BV11

F12

AN29

F15

AN30

F18

AN31

BV3

F2

AN7

BV31

F21

AN8

BV33

F24

BU4

F3

AP3

BW11

F4

AP33

BW15

G21

AP36

G27

AP4

G33

AR28

G35

G36

AT33

BW24

G9

AT35

H21

AT36

BW7

H27

AT4

BY11

AU10

BY15

H9

AU28

BY22

J14

AU29

J15

VSS_145

VSS_146

VSS_147

VSS_148

VSS_149

VSS_150

VSS_151

VSS_152

VSS_154

VSS_155

VSS_156

VSS_157

VSS_158

VSS_159

VSS_160

VSS_161

VSS_162

VSS_163

VSS_164

VSS_165

VSS_166

VSS_167

VSS_168

VSS_169

VSS_170

VSS_171

VSS_172

VSS_173

VSS_174

VSS_175

VSS_176

VSS_177

VSS_178

VSS_179

VSS_180

VSS_181

VSS_182

VSS_183

VSS_184

VSS_185

VSS_186

VSS_187

VSS_188

VSS_189

VSS_190

VSS_191

VSS_192

VSS_193

VSS_194

VSS_195

VSS_196

VSS_197

VSS_198

VSS_199

VSS_200

VSS_201

VSS_202

VSS_203

VSS_204

VSS_205

VSS_206

VSS_207

VSS_208

VSS_209

VSS_210

VSS_211

VSS_212

VSS_213

VSS_214

VSS_215

VSS_216

WHL-U42_BGA1528

18 of 20

UC1T

N6

B37

CB3

P10

B5

CB33

P3

B7

CB4

P33

B9

CB7

P36

BA10

CC11

P4

BA28

P7

BA3

CC20

R27

BB3

CC25

R28

BB33

CC28

R29

BB36

CC31

R30

BB4

CC7

R31

BC25

CD11

T21

CD12

T30

BC29

CD14

T33

T35

BC32

CD24

T36

CD25

T7

BC8

CE33

U26

BD28

CE35

U7

BD33

L27

B21

L33

B23

L35

B25

CB18

L36

B27

CB19

L6

B29

CB2

N25

B31

BE28

CF2

V36

BE3

VSS_290

VSS_291

VSS_292

VSS_293

VSS_294

VSS_295

VSS_296

VSS_297

VSS_298

VSS_299

VSS_300

VSS_302

VSS_303

VSS_304

VSS_305

VSS_306

VSS_307

VSS_308

VSS_309

VSS_310

VSS_311

VSS_312

VSS_313

VSS_314

VSS_315

VSS_316

VSS_317

VSS_318

VSS_319

VSS_320

VSS_321

VSS_322

VSS_323

VSS_324

VSS_325

VSS_326

VSS_327

VSS_328

VSS_329

VSS_330

VSS_331

VSS_332

VSS_333

VSS_334

VSS_335

VSS_336

VSS_337

VSS_338

VSS_339

VSS_340

VSS_341

VSS_342

VSS_343

VSS_344

VSS_345

VSS_346

VSS_347

VSS_348

VSS_349

VSS_350

VSS_351

VSS_352

VSS_353

VSS_354

VSS_355

VSS_356

VSS_357

VSS_358

VSS_359

VSS_360

VSS_361

WHL-U42_BGA1528

19 of 20

CF23

V4

BE30

CF28

W10

BE31

CF3

CF4

W30

BF3

CG33

W7

BF33

CG7

BF36

Y26

BF4

CH31

Y27

BG25

BG28

CJ11

Y33

CJ14

Y35

BH28

CJ19

BH29

CJ23

BH32

V39

CJ28

BH33

CJ33

BH35

CJ35

BP19

BR16

BY18

CC16

BU16

CC14

BR22

BU20

CD20

BT14

BP12

CB24

CC24

U24

BD7

AR4

AU4

AW4

BA6

BC4

BE4

BA4

BD4

BG4

CJ2

CJ3

AM5

CM4

AC5

AG5

CR6

VSS_433

Security Classification

Compal Secret Data

Issued Date

2018/12/27

Deciphered Date

2019/12/27

Title

WHL-U(11/12)GND

Size

Custom

Document Number

EH7LW M/B LA-H791P

Date

Thursday, June 06, 2019

Sheet

17



of

57

Rev

0.2

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Display Port Presence Strap

CFG4




1 : Disabled; No Physical Display Port
at tached to E mbedded D splay Port

0 : Enabled; An external Display Port device is
connected to the Embedded Display Port


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WHL-U(12/12)RSVD	
Size	Document	Number	Rev	EH7LW M/B LA-H791P	
Custom	Date: Thursday, June 06, 2019			Sheet	18 of 57




Page12					
	RAM_ID3	RAM_ID2	*RAM_ID1	*RAM_ID0	PartNumber - Description
Hynix 4GB	0	0	0	0	SA0000A1H20 (S IC D4 512MB16 HSANBGGNAFR-UHC FBGA ABD0)
Micron 4GB	0	0	0	1	SA00009V220 (S IC D4 512MB16 MT40A512M16F7-083E AB01)
Samsung 4GB	0	0	1	0	SA00009U420 (S IC D4 512MB16 K4A8G165W8-BRCR FBGA 96P ABO 1)
	0	0	1	1	
No OnBoard Memory	1	1	1	1	No On Board Memory






Compatible with SP07001HW00



Security Classification	Compal Secret Data			Compal Electronics, Inc. DDR4 DIMMB			
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	EH7LW/B LA-H791P	0.2	
				Date:	Thursday, June 06, 2019	Sheet	20 of 57





VRAM Interface



SM010008A00 3000ma 30ohm@100mhz DCR 0.03

GPU	Capacitor Type	Footprint	N16	N17	Location	
GB2B-64	0.1 μF	X7R	0402	2	4	Under GPU
GB2C-64	22 μF	X6S	0805	1	1	Near GPU
	30 Ω (ESR=0.010 Ω)		0603	1	1	Near GPU





NV 15x DG-06803-V03
NV 16x DG-07158-V04

GPU Package	Rail	Capacitor Type	Footprint	Population	Location
GB2B-64	FBx_PLL_AVDD and FB_DLL_AVDD Combined	0.1 μF X7R	0402	2	Under GPU
		22 μF X5R	0805	1	Near GPU
		Bead Type			
		30 Ω (ESR=0.010 Ω)	0603	1	Near GPU

Security Classification	Compal Secret Data
Issued Date	2018/12/27
Deciphered Date	2019/12/27


Compal Electronics, Inc.	
N17S VRAM 2/7	
Document Number	EH7LW M/B LA-H791P
Rev	0.2
Date:	Thursday, June 06, 2019
Sheet	22 of 57



Multi strap table

GPU		VRAM Voltage	RANK	X76	Freq	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	strap5	ROM_SI	ROM_SO	ROM_SCK
N17S-G0 N17S-G2	+1.35V	SR	X76xxxxxxx	3.0GHz	256Mx32x2 2G	0x4 (SA00009TV50) Micron MT51J256M32HF-70-B	PD 100K	PD 100K	PD 100K	PU 100K	PU 100K	PU 100K	PU 100K	PU 100K	PU 100K	PU 100K
							0x5 (SA00009U160) Hynix H5GC8H24AJR-ROC	PU 100K	PD 100K	PU 100K						
							0x0 (SA00009TA10) Samsung K4G80325FB-HC25	PD 100K	PD 100K	PD 100K						
								PD 100K	PD 100K	PD 100K						
								PD 100K	PD 100K	PD 100K						
								PU 100K	PD 100K	PD 100K						

NV 17S DG-07785-001_V07



DA-08329-001_V02

Table 8. Other PLLs Power Decoupling and Filtering

GPU		Type	Footprint	Population	N16	N17	Location
PLLVD0 (N17: XS_PLLVD0) Supply Rail							
GB28-64	GB2C-64	0.1 µF	X7R 0402	1	1		Under GPU
		22 µF	X5R 0805	1	0		Near GPU
		Bead Type					
		L2=30 Ω (ESR=0.05 Ω)					
			0402	1	0		Near GPU
SP_PLLVD0 and VID_PLLVD0 Combined Supply Rails							
GB28-64	GB2C-64	0.1 µF	X7R 0402	2	2		Under GPU
		10 µF	X5R 0603	1	0		Near GPU
		47 µF	X5R 0805	1	0		Near GPU
		Bead Type					
		L2=300 Ω (ESR=0.2 Ω)					
			0603	1	0		Near GPU
HC (N17: GPCPLL_AVDD0) Supply Rail							
GB28-64	GB2C-64	0.1 µF	X7R 0402	N/A	1		Under GPU
		4.7 µF	X5S 0603	N/A	1		Near GPU
		22 µF	X5S 0805	N/A	1		Near GPU
		Bead Type					
		L2=90 Ω (ESR=0.010 Ω)					
			0603	N/A	1		Near GPU

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2018/12/27		Deciphered Date	
		2018/12/27		2019/12/27	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Title				N17S LVDS 3/7	
Size				Document Number	
Customer				EH7LW M/B LA-H791P	
Date:				Thursday, June 06, 2019	
				Sheet 23 of 57	

Table 3-9. DDR3 GPU-Side FBVDD and FBVDDQ Combined Decoupling

GPU Package Type	Capacitor Type	Footprint	Population	Location	
GB2B-64/GB2-64 DDR3	0.1μF X7R	0402	2	2	Under GPU
	1 μF X7R	0603	2	2	Under GPU
	4.7 μF X6S	0603	2	2	Under GPU
	10 μF X5R	0805	1	1	Near GPU
	22 μF X5R	0805	1	1	Near GPU

Table 4. Frame Buffer Core and IO Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population		Location	
			N16	N17		
FBVDD/Q Supply Rail for GDDR5						
GBZ8-64, GB2C-64	0.1 μ F	X7R	D402	2	0	Under GPU
	1 μ F	X7R	0603	2	8	Under GPU
	4.7 μ F	X6S	0603	2	0	Under GPU
	10 μ F	X6S	0603	0	2	Under GPU
	10 μ F	X6S	0603	1	1	Near GPU
	22 μ F	X6S	0603W	1	3	Near GPU

Table 3-16. PEX_IOVDD/Q Power Rail Combined

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/ GB2-64	1.0 μ F X6S	0402	1	Under GPU
	4.7 μ F X6S	0603	1	Hear GPU
	10 μ F X5R	0805	1	Midway between GPU and Power Supply
	22 μ F X5R	0805	1	Midway between GPU and Power Supply

Table 7-13. Default GPU Drive Calibration for Frame Buffer Interface

Memory/PKG	FBVDDQ	FBFBCAL_PU_GND	FBFBCAL_PD_VDDQ	FBFBCAL_TERM_GND
DDR5, BGA-170	1.35 V or 1.50 V	40.2 Ω	40.2 Ω	60.4 Ω

GPU Package	Rail	Capacitor Type		Footprint	Population		Location
GB2B-64 GB4B-128 GB3-256	3V3_MAIN	0.1μF	X6S	0402	2	2	Under GPU
		1 μF	X5R	0603	1	1	Near GPU
		4.7 μF	X5R	0603	1	1	Near GPU
GB2B-64 GB4B-128 GB3-256	3V3_AON	0.1μF	X6S	0402	1	1	Under GPU
		1 μF	X5R	0603	1	1	Near GPU
		4.7 μF	X5R	0603	1	1	Near GPU

Table 9. VDD AON and VDD_MAIN Decoupling


GPU	Capacitor Type	Footprint	Population		
			N16	N17	Location
N16_3V3_MAIN (N17_VDD18) Supply Rail					
G02B-64	0.1 μ F X7R	0402	2	2	Under GPU
G02C-64	1.0 μ F X6S	0603	1	1	Near GPU
	4.7 μ F X6S	0603	1	1	Near GPU
N16_3V3_AON (N17_V18_AON) Supply Rail					
G02B-64	0.1 μ F X7R	0402	1	1	Under GPU
G02C-64	1.0 μ F X6S	0603	1	1	Near GPU
	4.7 μ F X6S	0603	1	1	Near GPU

Table 3-18. PEX_SVDD_3V3 and PEX_PLL_HVDD Decoupling

Capacitor Type		Footprint	Population	Location
0.1 μ F	X7R	0402	1	Near GPU
4.7 μ F	X5R	0603	2	Near GPU

Table 3-17. PEX_PLLVDD Decoupling



Capacitor Type		Footprint	Population	Location
0.1 μ F	X7R	0402	1	Under GPU
1.0 μ F	X5R	0603	1	Near GPU
4.7 μ F	X5R	0805	1	Near GPU

Table 6. PEX Core and IO Supply Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population		Location	
			N16	N17		
N16 PEX_I0VDD (N17 PEX_DVDD) Supply Rail						
GB2B-64, GB2C-64	1.0 μ F	X65	0402	1	1	Under GPU
	4.7 μ F	X65	0603	0	1	Under GPU
	4.7 μ F	X65	0603	1	2	Near GPU
	10 μ F	X65	0805	0	2	Midway between GPU and Power Supply
	22 μ F	X65	0805	0	1	Midway between GPU and Power Supply
N16 PEX_I0VDDQ (N17 PEX_HVDD) Supply Rail						
GB2B-64, GB2C-64	1.0 μ F	X65	0402	1	4	Under GPU
	4.7 μ F	X65	0603	1	2	Near GPU
	10 μ F	X65	0805LP	1	2	Midway between GPU and Power Supply
	22 μ F	X65	0805LP	1	1	Midway between GPU and Power Supply

Table 7. PEX PLLs Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population			
			N16	N17	Location	
PEX_PLLVDD Supply Rail						
GB28-64	0.1 μ F	X7R	0402	1	N/A	Under GPU
	1.0 μ F	X5R	0603	1	N/A	Near GPU
	4.7 μ F	X5R	0805	1	N/A	Near GPU
PEX_SVDD_3V3 Supply Rail						
GB28-64	4.7 μ F	X5R	0603	2	N/A	Near GPU
PEX_PLL_HVDD Supply Rail						
GB28-64, GB2C-64	0.1 μ F	X7R	0402	1	1	Near GPU



NV 16x DG-07158-V05
Table 3-6. NVVDD Decoupling Footprint and Population

GPU Package Type	Capacitor Type	Footprint	Population	Location	Comments
GB2B-64 / GB2C-64	4.7 μ F	X6S	0603	10	Under GPU
	1 μ F	X6S	0402	4	Under GPU
	47 μ F	X5R	0805	1	Near GPU
	22 μ F	X5R	0805	1	Near GPU
	4.7 μ F	X5R	0805	5	Near GPU
	330 μ F	POS	7343	1	Near GPU ESR $\leq$ 6 m Ω

DA-07750-000-V02

Table 6. EDP-Continuous³

Products	VRAM Type	GPU Core		GPU FBIO		FB Total ^{1,5}		1.05V Total ²	3.3V Total
		(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N16S-GMR	GDDR5	19.0	—	2.0	—	4.2	0.80	0.06	0.06
	DDR3/L	21.0	1.4	1.4	2.4	2.3	0.80	0.06	0.06
N16S-GTR	GDDR5 @ 2.0 GHz	26.5	—	2.0	—	4.2	0.80	0.06	0.06
	GDDR5 @ 2.5 GHz	26.5	—	2.0	—	4.7	0.80	0.06	0.06
DDR3/L	DDR3/L	26.0	1.4	1.4	2.4	2.3	0.80	0.06	0.06

Table 7. EDP-Peak³

Products	VRAM Type	GPU Core		GPU FBIO		FB Total ^{1,5}		1.05V Total ²	3.3V Total
		(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N16S-GMR	GDDR5	34.0	—	2.9	—	6.8	2.1	2.1	2.1
	DDR3/L	39.5	2.6	2.3	4.1	3.9	2.1	2.1	2.1
N16S-GTR	GDDR5 @ 2.0 GHz	53.0	—	2.9	—	6.8	2.1	2.1	2.1
	GDDR5 @ 2.5 GHz	53.0	—	3.1	—	7.2	2.1	2.1	2.1
DDR3/L	DDR3/L	51.0	2.6	2.3	4.1	3.9	2.1	2.1	2.1

DA-07751-000-V02

Table 5. EDP-Continuous³

Product	VRAM Type	GPU Core		GPU FBIO		FB Total ^{1,5}		1.05V Total ²	3.3V Total
		(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N16S-GMR1	GDDR5 @ 2.0 GHz	18.5	—	2.0	—	4.2	0.8	0.06	0.06
	GDDR5 @ 2.5 GHz	18.5	—	2.0	—	4.7	0.8	0.06	0.06
DDR3/L	DDR3/L	19.0	1.4	1.4	2.4	2.3	0.8	0.06	0.06

Table 6. EDP-Peak³

Products	VRAM Type	GPU Core		GPU FBIO		FB Total ^{1,5}		1.05V Total ²	3.3V Total
		(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N16S-GMR1	GDDR5 @ 2.0 GHz	30.0	—	2.9	—	6.8	2.1	2.1	2.1
	GDDR5 @ 2.5 GHz	31.0	—	3.1	—	7.2	2.1	2.1	2.1
DDR3/L	DDR3/L	28.5	2.6	2.3	4.1	3.9	2.1	2.1	2.1

SP-08318-001_V03

Table 7. Output EDP-Continuous

Product	NVVD	GPU FBIO	FB Total ⁵	1.0V Total ¹	1.8V Total ²
	(A)	(A)	(A)	(A)	(A)
N17S-G1	30.0	2.0	3.4	0.1	0.3

Table 8. Output EDP-Peak

Product	NVVD	GPU FBIO	FB TOTAL ⁴	1.0V Total ¹
	(A)	(A)	(A)	(A)
N17S-G1	60.1	3.2	6.6	0.2

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title	N17S POWER & GND 5/7
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				EH7LW M/B LA-H791P	
				Date:	Thursday, June 06, 2019
				Sheet	25 of 57

VRAM GDDR5 chips GDDR5 Mode H Mapping



X76 for N17S 2G VRAM



Samsung_256Mx32x2
X76829BOL03




Hynix_256Mx32x2
X76829BOL01




Micron_256Mx32x2
X76829BOL02

	DATA Bus	
Address	0..31	32..63
CMD0	CS#	
CMD1	A3_BA3	
CMD2	A2_BA0	
CMD3	A4_BA2	
CMD4	A5_BA1	
CMD5	WE#	
CMD6	A7_A8	
CMD7	A6_A11	
CMD8	ABI#	
CMD9	A12_RFU	
CMD10	A0_A10	
CMD11	A1_A9	
CMD12	RAS#	
CMD13	RST#	
CMD14	CKE#	
CMD15	CAS#	
CMD16		CS#
CMD17		A3_BA3
CMD18		A2_BA0
CMD19		A4_BA2
CMD20		A5_BA1
CMD21		WE#
CMD22		A7_A8
CMD23		A6_A11
CMD24		ABI#
CMD25		A12_RFU
CMD26		A0_A10
CMD27		A1_A9
CMD28		RAS#
CMD29		RST#
CMD30		CKE#
CMD31		CAS#

Channel 0 BOT SIDE




DA8335 Cap Q'ty
22U x2
10U x 6
1U x 10
22U x 3 (unPOP)





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2018/12/27	Deciphered Date		2019/12/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Rev 02
Size		Document Number				
Date:		Thursday, June 06, 2019				
		Sheet 26 of 57				








VRAM GDDR5 chips

	DATA Bus	
Address	0...31	32..63
CMD0	CS#	
CMD1	A3_BA3	
CMD2	A2_BA0	
CMD3	A4_BA2	
CMD4	A5_BA1	
CMD5	WE#	
CMD6	A7_A8	
CMD7	A6_A11	
CMD8	ABI#	
CMD9	A12_RFU	
CMD10	A0_A10	
CMD11	A1_A9	
CMD12	RAS#	
CMD13	RST#	
CMD14	CKE#	
CMD15	CAS#	
CMD16		CS#
CMD17		A3_BA3
CMD18		A2_BA0
CMD19		A4_BA2
CMD20		A5_BA1
CMD21		WE#
CMD22		A7_A8
CMD23		A6_A11
CMD24		ABI#
CMD25		A12_RFU
CMD26		A0_A10
CMD27		A1_A9
CMD28		RAS#
CMD29		RST#
CMD30		CKE#
CMD31		CAS#



DA8335 Cap Q'ty
22U x2
10U x 6
1U x 10
22U x 3 (unPOP)






Camera




Touch Screen






For Camera




Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2018/12/27		Deciphered Date		2019/12/27		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								eDP Connector					
								Size	Document Number		EH7LW M/B LA-H791P		Rev
								Custom					0.2
								Date:		Thursday, June 06, 2019		Sheet	28




port 0, 2 swap for INTEL HDMI



P/N: SC300001G00,S DIO(BR) AZC099-04S.R7G SOT23 ESD



HDMI connector




SYMBOL : DC232004700

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2018/12/27		Deciphered Date		2019/12/27		Title	
										HDMI CONN.	
										EH7LW M/B LA-H791P	
										Rev 0.2	
										Date: Thursday, June 06, 2019	
										Sheet 29 of 57	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




LAN-RTL8111H






From EC

High active
EN threshold voltage min:1.2V typ:1.6V max:2.0V
Current limit threshold 1.5~2.8A

+3V_LAN Rising time must >0.5 ns and <100 ns





RTL8111H-CG_QFN32_4X4
SA000080P00



12/21 change YL1 size to 20x16


LAN Connector



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN RTL8111H-CG		
				Size	Document Number	Rev
				EH7LW M/B LA-H791P		
Date:				Wednesday, June 19, 2019	Sheet	30 of 57

Wireless LAN

NGFF WL+BT (KEY E)



mSATA/SSD









Table 35-7. SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values

Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2 / SATA	PCI Express* Gen 3 / SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³








SSD_DET# (SATA_GP0)
SATA Device 0
PCIe Device 1

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title	M.2 Key E (WLAN)/Key M(SSD)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	EH7LW M/B LA-H791P
				Date	Thursday, June 06, 2019
				Sheet	31 of 57
				Rev	0.2



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HD Audio Codec ALC255/ALC256 Colay		
				Size	Document Number	Rev
				Customer	EH7LW M/B LA-H791P	0.2
Date: Thursday, June 06, 2019		Sheet		32	of	57



G-Sensor reserved for BA serial







Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				G-Sensor/HDD/ODD		
				Size	Document Number	Rev
				Custorn	EH7LW M/B LA-H791P	
Date: Thursday, June 06, 2019				Sheet	33	of 57

USB3.0 (Port 2)

USB3 port reserved





USB2.0 (Port 2)





Symbol: DC23300N800
compatible: DC23300TT00

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title	USB3 P2 MB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	EH7LW M/B LA-H791P	0.2
				Date:	Thursday, June 06, 2019	Sheet 34 of 57

USB3.0 (Port 1)








DVT: R-short




Reserve PU, vendor suggest to EC control if future need support SDP2

USB Host Charger Truth Table

CHG_EN	CTL1	CTL2	CTL3	ILIM_SEL	MODE	Current Setting	Limit	Note
0	0	1	0	1	SDP1-OFF	ILIM_H		Port power off
1	0	1	0	1	SDP1	ILIM_H		Data Lines Connected
1	0	1	1	1	DCP Auto	ILIM_H		Data Lines Disconnected
1	1	1	1	1	CDP	ILIM_H		Data Lines Connected








Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title	EC ENE KB9022		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	EH7LW M/B LA-H791P	0.2	
				Date:	Thursday, June 06, 2019	Sheet	36 of 57

KB Conn.

ON/OFF BTN




KB BackLight



SP01000GO00





SP010022M00

TPM 2.0






SA0000AQ230, 5 IC NPCT750AAAYX QFN 32P TPM (SPI interface)

TP/B Conn.



Finger Print

Power Souce Check
EGIS ETU801 +FP_VCC=5V
ELAN SA464K-2200 +FP_VCC=3.3V



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2018/12/27		Deciphered Date		2019/12/27		Title			
Size		Document		Number		Rev		KB & TP & TPM & FP			
Custom		EH7LW M/B LA-H791P		Date		Thursday, June 06, 2019		Sheet 37 of 57			

USB I/O




Reserved CMC on SUB/B side

Card reader




LED for 15" UMA



Battery LED



Power LED




LID for 15" DIS




I/O Borad (USB2 /Card reader/ Speaker-RCH)


DVT:update JIO1 pin define



LID/B with LED for 17" UMA &DIS




LID/B for 15" UMA 4pin




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2018/12/27				Title			
Deciphered Date				2019/12/27				IO/LiD/LED			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number			
				Custom				EH7LW M/B LA-H791P			
				Date:				Thursday, June 06, 2019			
				Sheet				38 of 57			
				Rev				0.2			


FAN1 Conn




Screw Hole




Reset Circuit





Reset Button




DC Interface





For Power ON/off Sequence



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface	
				Size	Document Number
				Custom	Rev
				EH7LW M/B LA-H791P	
				Date:	Thursday, June 06, 2019
				Sheet	40 of 57



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2018/12/27	Deciphered Date	2019/12/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		PWR DCIN / Pre-charge			Rev
		EH7LW M/B LA-H791P			0.2
		Date: Thursday, June 06, 2019			Sheet 41 of 57






2016/11/16 update


For KB9022 sense 20mΩ	Active	Recovery
45W PR206 2.32K ohm	58.5W, 1V	Active=recovery
65W PR206 7.87K ohm	84.5W, 1V	Active=recovery
90W PR20K ohm	__W, __V	Active=recovery
PH1	2V	1V


**PH1 under CPU botten side :
CPU thermal protection at 89 +3 degree C
Recovery at 56 +3 degree C**

2013/06/07
Add for ENE9022 Battery Voltage drop detection.
Connect to ENE9022 pin64 AD1.


VAL50/ZAL20 Battery is 3-cell NVDC design.
B+=9V
Change PR12=50K if Battery is 2-cell NVDC design
B+=6V









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title	+3VALW/+5VALW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number EHTLW M/B LA-H791P
				Date	Thursday, June 06, 2019
				Sheet	41 of 57



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title	RT8207P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number EH7LW/M/B LA-H791P
				Date: Thursday, June 06, 2019	Rev 0.2
				Sheet 45 of 57	

EN pin don't floating
If have pull down resistor at HW side, pls delete PR702





VCC CORE
FSW=450kHz
Choke=0.15uH
DCR=0.9mohm +/- 5%

VCC GT
FSW=450kHz
Choke=0.15uH
DCR=0.9mohm +/- 5%

VCC SA
FSW=600kHz
DCR=6.2mohm +/- 5%

U22
LL=2.4mohm
TDC=21A
ICCMAX=32A
OCP=40A

U22
LL=3.1mohm
TDC=13A
ICCMAX=31A
OCP=39A

U22
LL=10.3mohm
TDC=4A
ICCMAX=4.5A
OCP=9.5A

U42
LL=2.4mohm
TDC=42A
ICCMAX=64A
OCP=70A

U42
LL=3.1mohm
TDC=12A
ICCMAX=31A
OCP=39A

U42
LL=10.3mohm
TDC=6A
ICCMAX=6A
OCP=9.5A

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		Deciphered Date		Title		
2018/12/27		2019/12/27		CPU Power stage		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT PERMISSION IN WRITING FROM COMPAL ELECTRONICS, INC. ANY UNAUTHORIZED REPRODUCTION OR TRANSMISSION OF THIS SHEET MAY BE SUBJECT TO LEGAL ACTION.				Size	Document Number	
				EH7LW M/BLA-H791P		Rev
				Thursday, 2018/12/27		D.2
				Sheet		49
				of		57

2017/07/03
VCORE Output Capacitor:
U42
22uF_0603*35
1uF_0201*35
220uF *2
UNPOP
22_0603*7

2017/07/03
VCORE Output Capacitor:
U22
22uF_0603*29
1uF_0201*35
UNPOP
22_0603*7
220uF *2


S6A20221D49

Security Classification	Compal Secret Data			Title	
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Power Train	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT DESIGNED AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THE SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number EH7LW M/B LA-H791P
				Date: Thursday, June 06, 2019	Sheet 50 of 57

SA
pop:
22uF_0603*7
1uF_0201*7
unpop:
22uF_0603*1

220uF*1
22uF*31
1uF*9
0.47uF*4
unpop:
22uF *13
1uF*1

EN pin don't floating
If have pull down resistor at HW side, pls delete PR2

Table 6. EDP-Continuous ³

		GPU Core	GPU FBIO		FB Total ^{1, 5}		1.05V Total ²	3.3V Total
		—	1.5V ⁴	1.35V ⁴	1.5V ⁴	1.35V ⁴	1.05V ⁴	3.3V ⁴
Products	VRAM Type	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N16S-GMR	GDDR5	19.0	—	2.0	—	4.2	0.80	0.06
	DDR3/L	21.0	1.4	1.4	2.4	2.3	0.80	0.06
N16S-GTR	GDDR5 @ 2.0 GHz	26.5	—	2.0	—	4.2	0.80	0.06
	GDDR5 @ 2.5 GHz	26.5	—	2.0	—	4.7	0.80	0.06
	DDR3/L	26.0	1.4	1.4	2.4	2.3	0.80	0.06
N16S-GXR	GDDR5	35.4	—	2.4	—	4.9	2.6	0.40

Table 7. EDP-Peak ³


		GPU Core	GPU FBIO		FB Total ^{1,5}		1.05V Total ²
		—	1.5V ⁴	1.35V ⁴	1.5V ⁴	1.35V ⁴	1.05V ⁴
Products	VRAM Type	(A)	(A)	(A)	(A)	(A)	(A)
N16S-GMR	GDDR5	34.0	—	2.9	—	6.8	2.1
	DDR3/L	39.5	2.6	2.3	4.1	3.9	2.1
N16S-GTR	GDDR5 @ 2.0 GHz	53.0	—	2.9	—	6.8	2.1
	GDDR5 @ 2.5 GHz	53.0	—	3.1	—	7.2	2.1
	DDR3/L	51.0	2.6	2.3	4.1	3.9	2.1
N16S-GXR	GDDR5	54.0	—	4.6	—	9.5	2.9

Table 7. Output EDP-Continuous

	NVVD	GPU FBIO	FB Total ⁵	1.0V Total ¹	1.8V Total ²
	—	1.35V ⁴	1.35V ⁴	1.0V ⁴	1.8V ⁴
Product	(A)	(A)	(A)	(A)	(A)
N175-G1	29.7	2.0	3.4	0.1	0.3
N175-LG	15.4	1.6	2.8	0.1	0.2

Table 8. Output EDP-Peak


	NVVD	GPU FBIO	FB TOTAL ⁴	1.0V Total ¹
Product	—	1.35V ³	1.35V ³	1.0V ³
	(A)	(A)	(A)	(A)
N17S-G1	59.2	3.2	6.6	0.2
N17S-LG	49.6	3.2	6.6	0.2



Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2018/12/27	Deciphered Date		2019/12/27	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Power Train			
						Size	Document Number		Rev 0.2
						EH7LW M/B LA-H791P			
Date:		Thursday, June 06, 2019		Sheet	51	of 57			

Module model information

SY8032_V2.mdd




Vout=0.6V* (1+Rup/Rdown)
N16>=1.05V
 $\Rightarrow 0.6V * (1 + (7.68/10)) = 1.061$ (1.01%)
 $\Rightarrow 0.6V * (1 + (7.32/10)) = 1.039$ (-1%)
N17>=1.0V
Vout=0.6V* (1+(6.98/10)=1.019V (1.02%)

Security Classification	Compal Secret Data		
Issued Date	2018/12/27	Deciphered Date	2019/12/27
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THE INFORMATION ON THIS SHEET NOR THE INFORMATION CONTAINED MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

R1, R2, R3, R4, R5, C are based on VGA type to set.

R1 N16S_VGA@ PR1209 20K_0402_1%
R2 N16S_VGA@ PR1208 20K_0402_1%
R3 N16S_VGA@ PR1211 2K_0402_1%
R4 N16S_VGA@ PR1210 10K_0402_1%
R5 N16S_VGA@ PR1224 0.0402_5%
C N16S_VGA@ PC1210 2700P_0402_50V7K



PWM-VID Specification

		Config B
Vmin	V	0.6
Vmax	V	1.2
Vboot	V	0.9
Voltage Step Vstep	mV	6.25
Number of Voltage Levels N	level	96
PWM Frequency F _{PWM}	MHz	1.125
PWM Minimum Pulse Width T _{DMIN}	ns	9.26
VID Transient Time T	us	<100
Component Value		
R1 (1%)	KΩ	20
R2 (1%)	KΩ	20
R3 (1%)	KΩ	2
R4 (1%)	KΩ	18
R5 (1%)	KΩ	0
C	nF	2.7

N17x DG-07875-001_v08.pdf:

Table 7.8 PWM-VID Spec and Component Values

PWM-VID Specification	Unit	Config
Vmin	V	0.3
Vmax	V	1.3
Vboot	V	0.8
Voltage Step Vstep	mV	6.25

Table 7.8 PWM-VID Spec and Component Values

PWM-VID Specification	Unit	Config
Number of Voltage Levels N	level	160
PWM Frequency F _{PWM}	kHz	675
PWM Minimum Pulse Width T _{DMIN}	ns	9.26
VID Transient Time T	us	<100
Component Value		
R1 (1%)	KΩ	6.19
R2 (1%)	KΩ	20.5
R3 (1%)	KΩ	4.32
R4 (1%)	KΩ	16.5
R5 (1%)	KΩ	0.309
C	nF	4.7

Table 6. EDP-Continuous³

Products	VRAM Type	GPU Core
N16S-GMR	GDDR5	19.0
	DDR3/L	21.0
N16S-GTR	GDDR5 @ 2.0 GHz	26.5
	GDDR5 @ 2.5 GHz	26.5
	DDR3/L	26.0
N16S-GXR	GDDR5	35.4

Table 7. EDP-Peak³

Products	VRAM Type	GPU Core
N16S-GMR	GDDR5	34.0
	DDR3/L	39.5
N16S-GTR	GDDR5 @ 2.0 GHz	53.0
	GDDR5 @ 2.5 GHz	53.0
	DDR3/L	51.0
N16S-GXR	GDDR5	54.0

Table 7. Output EDP-Continuous


	NVDD	GPU FBIO	FB Total ⁵	1.0V Total ¹	1.8V Total ²
	—	1.35V ⁴	1.35V ⁴	1.0V ⁴	1.8V ⁴
Product	(A)	(A)	(A)	(A)	(A)
N17S-G1	29.7	2.0	3.4	0.1	0.3
N17S-LG	15.4	1.6	2.8	0.1	0.2

Table 8. Output EDP-Peak


	NVDD	GPU FBIO	FB TOTAL ⁴	1.0V Total ¹
	—	1.35V ³	1.35V ³	1.0V ³
Product	(A)	(A)	(A)	(A)
N17S-G1	59.2	3.2	6.6	0.2
N17S-LG	49.6	3.2	6.6	0.2

GB4-128 package


+VGA_CORE Under GPU Core




+VGA_CORE



+VGA_CORE



+VGA_CORE Near GPU Core



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/27	Deciphered Date	2019/12/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power Train
EH7LW M/B LA-H791P				Size Document Number
Date: Thursday, June 06, 2019				Rev 0.2
Sheet 54 of 57				

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
01	Reserve gpu prochat function	Reserve gpu prochat function		P.43	Del PQB8 for function reserve.	19.0103	EVT
02	change PL502 to common part	change PL502 to common part		P.44	change PL502 to common part(SH000016700)	19.0212	DVT
03	change PR1230 to 110K	change PR1230 to 110K for ocp setting		P.53	change PR1230 to 110K(SD034110380)	19.0212	DVT
04	change CAP size to 0402	change CAP size to 0402 for cost down		P.43,44	change PC302,PC502,PCB11 to SE00000W210 change PCB1 to SE074102K80	19.0212	DVT
05	change 0 ohm to R-short	change 0 ohm to R-short for cost down			change PR101,PR217,PR210,PRB15,PRB17,PRB23,PRB26,PRB16,PR304,PR505,PR502,PRM8,PRM11,PRM12,PRF3,PRF8,PRF1,PR1801,PRZ15,PRZ94,PRZ47,PRZ95,PRZ50,PRZ93,PRZ25,PRW5,PRW9,PRW6,PRW1,PRW3,PRE5,PR1231,PR1204,PR1218,PR1220,PR1201,PR1217,PR1213 to R-short (38PCS)	19.0212	DVT
06	DDR sequence	change PRM8 to 48.7K and PCM18 to 0.1u for sequence		P.38	change PRM8 to SD034487280 change PCM18 to SE102104K00	19.0215	DVT
07	CPU transient	change R and C value for CPU transient test		P.48	change PCZ11 to 330PuF(SE074331K80) change PRZ45 to 63.4k ohm(SD03463K280)(U42) change PRZ49 to 5.49k ohm(SD034549180)	19.0218	DVT
08	DDR sequence	change PRM8 to 0 ohm and del PCM18 for sequence		P.38	change PRM8 to SD028000080 del PCM18	19.0328	PVT
09	VR thermal alert adjust	change protect from 100c to 110c		P.48	change PHZ2,PHZ3 to SL200002I00, change PRZ51,PRZ66 to SD000000680, change PRZ52,PRZ69 to SD034332280, change PRZ67 to SD00000WS80,change PRZ63 to SD034130280, change PRZ70 to SD034137180,change PRZ68 to SD034392180, change PRZ64 to SD034976180,change PRZ71 to SD00000WS80,change PRZ74 to SD034165280	19.0507	pre MP
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							

HW Schematic chang list (P.I.R)

Date	Rev.	Modify Item	Date	Rev.	Modify Item
1/25	0.2	Add cnvi cap(CM4) as intel request Swap JFP1 pin define update JI01 pin define update H12 hole,downdsize C2034/C2750			
1/29	0.2	update JI01 pin define change 0-ohm to R-short remove SWK1			
2/12	0.2	change RA3/RA4 to 0805 size			
3/13	1A	update UL2 pin28/pin29 pin define Add DA3/DA4 for audio ESD protection update JI01 footprint			
5/9	1B	update RC262 75k for CML			

HW Schematic chang list (P.I.R)

Item	Page	Date	Rev.	Reason for change	Modify Item
------	------	------	------	-------------------	-------------

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2018/12/27	Deciphered Date	2019/12/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		EH7LW M/B LA-H791P			Rev 0.2
		Date: Thursday, June 06, 2019			Sheet 57 of 57