

WASP 13 CS Whiskey Lake-U

2019-01
REV : A00

DY : None Installed
UMA: UMA only installed
OPS: DIS only installed

<Core Design>



Wistron Corporation
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A 4

Document Number

WASP 13" WHL-U

Rev


A00

Date: Thursday, March 07, 2019

Sheet 1 of 106

WASP 13" CPU 15W + GPU 18W Block Diagram




Project code :
 N5 -> 4PD0GW010001
 V5 -> 4PD0GX010001
 L -> 4PD0H6010001
 PCB P/N : 18769-1
 Revision: A00



Main Func = CPU

24 Peci_CPU <<>>
24,44,46 PROCHOT#_CPU <<>>

55 TOUCH_PANEL_INTR# <<<
24,65 TP_WAKE_KBC# >>>
55 TOUCH_PANEL_PD# <<<
17 H_CPUPWRGD >>>



<Core Design>



Wistron Corporation
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU (THML/JTAG)**

Size A 4	Document Number WASP 13" WHL-U	Rev A 00
-------------	--	--------------------

Date: Thursday, March 07, 2019 Sheet 3 of 106

Main Func = CPU

DP to HDMI1.4

57 HDMI_DDI_TX_N0 <<<
57 HDMI_DDI_TX_P0 <<<
57 HDMI_DDI_TX_N1 <<<
57 HDMI_DDI_TX_P1 <<<
57 HDMI_DDI_TX_N2 <<<
57 HDMI_DDI_TX_P2 <<<
57 HDMI_DDI_TX_N3 <<<
57 HDMI_DDI_TX_P3 <<<

57 HDMI_HPD_CPU >>>

57 CPU_DP1_CTRL_CLK >>>
57 CPU_DP1_CTRL_DATA <<<

DP for Type-C Mux

71 DP2_DDI_TX_N0 <<<
71 DP2_DDI_TX_P0 <<<
71 DP2_DDI_TX_N1 <<<
71 DP2_DDI_TX_P1 <<<
71 DP2_DDI_TX_N2 <<<
71 DP2_DDI_TX_P2 <<<
71 DP2_DDI_TX_N3 <<<
71 DP2_DDI_TX_P3 <<<
71 DP2_AUX_CPU_P <<<
71 DP2_AUX_CPU_N <<<

eDP

55 eDP_TX_CPU_N0 <<<
55 eDP_TX_CPU_P0 <<<
55 eDP_TX_CPU_N1 <<<
55 eDP_TX_CPU_P1 <<<

55 eDP_AUX_CPU_N <<<
55 eDP_AUX_CPU_P <<<



55 eDP_HPD_CPU >>>
71,72 DP1_HPD_CPU >>>

24 L_BKLT_EN <<<
55 L_BKLT_CTRL <<<

55 EDP_VDD_EN <<<

15 GPP_H17_STRAP >>>

24 GC6_THM_DIS# >>>



DP to HDMI

HDMI_DDI_TX_N0 AL5
HDMI_DDI_TX_P0 AL6
HDMI_DDI_TX_N1 AJ5
HDMI_DDI_TX_P1 AJ6
HDMI_DDI_TX_N2 AF6
HDMI_DDI_TX_P2 AF5
HDMI_DDI_TX_N3 AE5
HDMI_DDI_TX_P3 AE6

DP2_DDI_TX_N0 AC4
DP2_DDI_TX_P0 AC3
DP2_DDI_TX_N1 AC1
DP2_DDI_TX_P1 AC2
DP2_DDI_TX_N2 AE4
DP2_DDI_TX_P2 AE3
DP2_DDI_TX_N3 AE1
DP2_DDI_TX_P3 AE2

DP for Type-C Mux

DP2_DDI_TX_N0 AC4
DP2_DDI_TX_P0 AC3
DP2_DDI_TX_N1 AC1
DP2_DDI_TX_P1 AC2
DP2_DDI_TX_N2 AE4
DP2_DDI_TX_P2 AE3
DP2_DDI_TX_N3 AE1
DP2_DDI_TX_P3 AE2

eDP_RCOMP_CPU AM6
CPU_DP1_CTRL_CLK CC8
CPU_DP1_CTRL_DATA CC9
CPU_DP2_CTRL_CLK CH4
CPU_DP2_CTRL_DATA CH3

CP4
CN4

GC6_THM_DIS# CR26
GPP_H17_STRAP CP26

CPU1A

DDI1_TXN0
DDI1_TXP0
DDI1_TXN1
DDI1_TXP1
DDI1_TXN2
DDI1_TXP2
DDI1_TXN3
DDI1_TXP3

DDI2_TXN0
DDI2_TXP0
DDI2_TXN1
DDI2_TXP1
DDI2_TXN2
DDI2_TXP2
DDI2_TXN3
DDI2_TXP3

DDI1_AUX_N
DDI1_AUX_P
DDI2_AUX_N
DDI2_AUX_P
DDI3_AUX_N
DDI3_AUX_P

DISP_UTILS
DDI1_AUX_N
DDI1_AUX_P
DDI2_AUX_N
DDI2_AUX_P
DDI3_AUX_N
DDI3_AUX_P

DISP_RCOMP

GPP_E18/DPPB_CTRLCLK/CNV_BT_HOST_WAKE#
GPP_E19/DPPB_CTRLDATA
GPP_E20/DPPC_CTRLCLK
GPP_E21/DPPC_CTRLDATA

GPP_E22/DPPD_CTRLCLK
GPP_E23/DPPD_CTRLDATA

GPP_H16/DDPF_CTRLCLK
GPP_H17/DDPF_CTRLDATA

WHISKEY-LAKE-GP

ZZ.00CPU.271

1 OF 20

EDP_TXN0
EDP_TXP0
EDP_TXN1
EDP_TXP1
EDP_TXN2
EDP_TXP2
EDP_TXN3
EDP_TXP3

EDP_AUX_N
EDP_AUX_P
DISP_UTILS
DDI1_AUX_N
DDI1_AUX_P
DDI2_AUX_N
DDI2_AUX_P
DDI3_AUX_N
DDI3_AUX_P

DDI1_AUX_N
DDI1_AUX_P
DDI2_AUX_N
DDI2_AUX_P
DDI3_AUX_N
DDI3_AUX_P

EDP_BKLTEN
EDP_VDDEN
EDP_BKLTCTL

DISP_RCOMP

GPP_E18/DPPB_CTRLCLK/CNV_BT_HOST_WAKE#
GPP_E19/DPPB_CTRLDATA
GPP_E20/DPPC_CTRLCLK
GPP_E21/DPPC_CTRLDATA

GPP_E22/DPPD_CTRLCLK
GPP_E23/DPPD_CTRLDATA

GPP_H16/DDPF_CTRLCLK
GPP_H17/DDPF_CTRLDATA

WHISKEY-LAKE-GP

ZZ.00CPU.271

AG4 eDP_TX_CPU_N0
AG3 eDP_TX_CPU_P0
AG2 eDP_TX_CPU_N1
AG1 eDP_TX_CPU_P1
AJ4
AJ3
AJ2
AJ1

AH4 eDP_AUX_CPU_N
AH3 eDP_AUX_CPU_P
AM7
AC7
AC6
AD4 D P2_AUX_CPU_N
AD3 D P2_AUX_CPU_P
AG7
AG6

CN6 H DMI_HPD_CPU
CM6 D P1_HPD_CPU_R
CP7 SIO_EXT_SMI#
CP6
CM7 eDP_HPD_CPU
CK11 L_BKLT_EN
CG11 EDP_VDD_EN
CH11 L_BKLT_CTRL

(#543016) eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω [1%]	Max = 100 mils

(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k Ω 5% resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k Ω 5% resistor	NC

<Core Design>



Wistron Corporation
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

CPU (DDI/EDP)




Size A 4

Document Number

Rev A 00

Date: Thursday, March 07, 2019


Sheet 4 of 106



Layout Note:

#543016

Design Guideline:
SM_RCMP keep routing length less than 500 mils.




<Core Design>

Wstron Corporation
8F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taichung Hsin 221, Taiwan, R.O.C.

CPU (DDR)
WASP 13" WHL-U
Rev. 00

Doc: Thursday, March 07, 2019 Sheet 5 of 108

Main Func = CPU




<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (CFG/IST)			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date: Thursday, March 07, 2019		Sheet 6 of 106	

Main Func = CPU

46 VCCCORE_SENSE <<<<
46 VSSCORE_SENSE <<<<
46 SVID_DATA_CPU <<>>
46 SVID_CLK_CPU <<<<
46 SVID_ALERT#_CPU <<<<





SVID_543016:

Layout Note:
The total Length of Data and Clock (from CPU to each VR) must be equal (±0.1 inch).
Route the Alert signal between the Clock and the Data signals.

Table 10-10.SVID Bus Routing Guidelines


Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R _{DS} [Ω]	R _{DS} [Ω]	R _{DS} [Ω]	R _{DS} [Ω]	VCC _{ST} [V]
VIDSOUT							100	100	0	10	
VIDSCK	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	Empty	45	0	50	1.0
VIDALERT#							56	Empty	220	0	



Layout Note:

1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE impedance=50 Ohm
3. Length match<25mil

Figure 10-7. Routing Illustration for SVID Topology







<Core Design>

DELL		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (VCORE/VID)			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date: Thursday, March 07, 2019		Sheet 7 of 106	

Main Func = CPU

46 VSSGT_SENSE
46 VCCGT_SENSE
46 VSSSA_SENSE
46 VCCSA_SENSE



<Core Design>



Wistron Corporation
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU(VCCGT/VCCIO/VDDQ/VCCSA)		
Size	Document Number	Rev
A 4	WASP 13" WHL-U	A 00


Date: Thursday, March 07, 2019 Sheet 8 of 106

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date:	Thursday, March 07, 2019	Sheet 9	of 106

1V CPU CORE



Wistron Corporation
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


CPU (Power CAP1)

WASP 13" WHL-URev
A 00


106

Main Func = CPU


PCH DERIVED RAILS





UNSLICED GT



VCCIO



+VCCMPHYGTAON_1P0 (ICCMAX.=2.12A)



<Core Design>



Wistron Corporation
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power CAP2)

Size
A 4


Document Number
WASP 13" WHL-U

Rev
A 00

Date: Thursday, March 07, 2019

Sheet 11 of 106

1



_____ 1 _____



(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date: Thursday, March 07, 2019	Sheet 14	of	106

GPP_C2 / SMALERT#	TLS Config density	Rising edge of RSMERT#	This signal has a weak internal pull-down. 0 = Disable Intel HEC Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default) 1 = Enable Intel HEC Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS. Notes: - The internal pull-down is disabled after RSMERT# de-asserts. - This signal is in the primary well.
------------------------------	-----------------------	---------------------------	--

1 1.8V_PCH

R51 4K7R24J-ND

GPP_C2

C

R52 20K0R12J-ND

GPP_C2

1. The internal pull-down is weak (can only pull the signal to approximately 0.5V).

2. The internal pull-down is disabled after RSMERT# de-asserts (enable=0).

3. A driver (e.g., Intel HEC Crypto Transport Layer Security (TLS) driver) is required to drive the signal.




INPUTS:	1.0V Sense Input pin must always be driven to a valid logic level.	Internal pull-up or pull-down is required: $I_{in} = 1.0V \text{ supply} \times 1.0k \times 1\%$ $I_{in} = 1.0V \text{ supply} \times 3.0k \times 1\%$
		Note: This pin should only be used for specific targeted 15-layer systems.

Diagram illustrating the 15-layer system input pin configuration. The top layer (15) contains a 100kohm resistor connected to the 1.0V sense signal. The bottom layer (1) contains a 100kohm resistor connected to ground. The middle layers (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14) are shown as a series of layers with a 1520 microvia through hole in the center of each layer, connecting the top and bottom resistors. A red line labeled '15LAYER' points to the middle layers.

Display Port.	
connect for disable.	







PCH strap pin:

Main Func = PCH



#543016 Rev0.7

1. VCCST_PWRGD is only 1.0 V tolerant.
2. VCCST_PWRGD must go low during Sx pwr states, regardless of the voltage level of VCCST



WAKE#: Ensure that WAKE# signal Trise (Maximum) is <100 ns.

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	CPU_ (POWER MANAGEMENT)
-------	--------------------------------

Size	Document Number	Rev
Custom	WASP 13" WHL-U	A 00

Date: Thursday, March 07, 2019 Sheet 17 of 106


Main Func = PCH

27	HDA_SDIN0_CPU	>>>	
27	HDA_SYNC_CODEC	<<<	
27	HDA_BITCLK_CODEC	<<<	
27	HDA_SDOUT_CODEC	<<<	
55	DMIC_SCL_CPU	>>>	
55	DMIC_SDA_CPU	>>>	
61	BT_PCMFRM_RSTN	<<<	
61	BT_PCMOUT_CLKREQ0	>>>	
65	KB_LED_BL_DET	>>>	
24,85	DGPU_PWROK	>>>	
15,27	SPKR	<<<	
98	ME_FWP_SW	<<<	
15	HDA_SDOUT_CPU	<<<	
33	SD_PWR_EN#	>>>	
33	SD_SDATA0	<<<	
33	SD_SDATA1	<<<	
33	SD_SDATA2	<<<	
33	SD_SDATA3	<<<	
33	SD_CLK	>>>	
33	SD_CMD	>>>	
33	SD_CD_N	<<<	
33	SD_WP	<<<	



Layout Note:


R1920 & R1921 need to close for merge prepare



Strap pin:

Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. ★ 1 = Port B is detected.
DDPC_CTRLDATA	0 = Port C is not detected. ★ 1 = Port C is detected.

These two signals have weak internal pull-down.



<Core Design>

Wistron Corporation
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (HDA/I2S/SD/DMIC)

Size A 4

Document Number



WASP 13" WHL-U

Date: Thursday, March 07, 2019

Sheet 19 of 106

Rev A 00

Main Func = PCH



CY19 MEM_CONFIG Mapping table

ID	Description	Setting	Mapping
MEM_CONFIG[4:3]	On-board memory configuration for chip vendor	11	DIMM Design
		10	Micron
		01	Hynix
		00	Samsung
MEM_CONFIG[2:1]	On-board memory configuration for total memory size per channel	11	N/A
		10	16GB
		01	8GB
		00	4GB
MEM_CONFIG[0]	SDP/DDP Configuration	1	SDP
		0	DDP

Diagram 1: Micron (MEM_CONFIG 00). 1D8V_S5 connected to R2013, which is connected to C2013 and 10KR2J-L-GP. R2014 is connected to C2014 and 10KR2J-L-GP. Ground is connected to C2013 and C2014.

Diagram 2: Hynix (MEM_CONFIG 01). 1D8V_S5 connected to R2011, which is connected to C2011 and 10KR2J-L-GP. R2012 is connected to C2012 and 10KR2J-L-GP. Ground is connected to C2011 and C2012.

Diagram 3: 16GB (MEM_CONFIG 10). 1D8V_S5 connected to R2029, which is connected to C2022 and 10KR2J-L-GP. R2022 is connected to C2022 and 10KR2J-L-GP. Ground is connected to C2022 and C2022.

Diagram 4: 8GB (MEM_CONFIG 11). 1D8V_S5 connected to R2018, which is connected to C2017 and 10KR2J-L-GP. R2017 is connected to C2017 and 10KR2J-L-GP. Ground is connected to C2017 and C2017.

Diagram 5: 4GB/16GB (MEM_CONFIG 11). 1D8V_S5 connected to R2016, which is connected to C2015 and 10KR2J-L-GP. R2015 is connected to C2015 and 10KR2J-L-GP. Ground is connected to C2015 and C2015.


CY19 VRAM ID Mapping table

[illegible]

CY19 Board ID Mapping table




ID	Description	Setting	Mapping
Board ID[2:1]	Board SKU ID	11	KBL-U
		10	KBL-R
		01	N/A
		00	SKL-U

Schematic diagram of the board ID detection circuit. The circuit consists of two input lines, BOARD_ID2 and BOARD_ID1, each connected to a pull-up resistor (R2008 and R2009 respectively) and a pull-down network. The pull-down network for BOARD_ID2 consists of a 10KR2J-L-GP resistor in series with a 303V_S0 voltage source. The pull-down network for BOARD_ID1 consists of a 10KR2J-L-GP resistor in series with a 303V_S0 voltage source. Both pull-down networks are connected to ground. The output of the pull-down network for BOARD_ID2 is labeled DY, and the output of the pull-down network for BOARD_ID1 is labeled DY.



Main Func = PCH

15 GPD_7 >>>
15 GPP_H21 >>>
15 GPP_H23 >>>
18 PROJECT_ID0 <<<
20 BOARD_ID2 <<<
40 GPPC_H18_VCCIO_LPM <<<
55 TOUCH_DETECT >>>
21,61 CNV_WR_CLK_DP >>>
21,61 CNV_WR_CLK_DN <<<
21,61 CNV_WR_CLK_DP <<<
21,61 CNV_WR_CLK_DN <<<
61 CNV_WR_DP0 <<<
61 CNV_WR_DN0 <<<
61 CNV_WR_DP1 <<<
61 CNV_WR_DN1 <<<
61 WIFI_RF_EN <<<
61 BLUETOOTH_EN <<<
61 CNV_WT_CLK_DP >>>
61 CNV_WT_CLK_DN >>>
61 CNV_WT_DP0 >>>
61 CNV_WT_DN0 >>>
61 CNV_WT_DP1 >>>
61 CNV_WT_DN1 >>>
66 WWAN_BB_RST# <<>>



ID	Description	Setting	Mapping
PROJECT_ID[3:2]	Project Type	11	Inspiron
		10	Vostro
		01	Latitude Reseved
		00	N/A
PROJECT_ID[1:0]	Project Series	11	3000 Sereis
		10	5000 Sereis
		01	7000 Sereis
		00	N/A

<Core Design>



Wistron Corporation
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (POWER1)




Size
A 4

Document Number
WASP 13" WHL-U

Rev
A 00

Date: Thursday, March 07, 2019

Sheet 21 of 106




<Core Design>


DELL Wistron Corporation
2F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU (VSS)	
Size	Document Number	Rev	
A	WASP 13" WHL-U	A00	
Date:	Thursday, March 07, 2019	Sheet	23 of 106

Main Func = Thermal Sensor



PWM FAN1



TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125

KBC T8

<Core Design>

Wistron Corporation
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
THERMAL NCT7718W/Fan

Size A4
Document Number
WASP 13" WHL-U

Date: Thursday, March 07, 2019
Sheet 26 of 106

Rev
A00





Main Func = Audio

Audio Codec Chip ALC3204


19 HDA_SDIN0_CPU <<<—
 19 HDA_SDOUT_CODEC >>>
 19 HDA_SYNC_CODEC >>>
 19 HDA_BITCLK_CODEC >>>
 29 AUD_SPK_R+ <<<
 29 AUD_SPK_R- <<<
 29 AUD_SPK_L+ <<<
 29 AUD_SPK_L- <<<
 55 DMIC_SCL_CODEC <<<
 55 DMIC_SDA_CODEC <<<
 17,40 PM_SLP_S3# >>>
 29,66 AUD_SENSE >>>
 24 NB_MUTE# >>>
 15,19 SPKR >>>
 24 BEEP >>>
 29,66 AUD_RING <<<
 29,66 AUD_SLEEVE <<<
 29 LINE1_L <<<
 29 LINE1_R <<<
 29 MIC2_VREF0_R <<<
 29,66 AUD_HP1_JACK_L <<<
 29,66 AUD_HP1_JACK_R <<<

moat
 Analog
 Digital

1.8V power rail should be supplied by linear regulator, not switching regulator, if switch regulator is unavailable, please make sure that switch frequency operates at out-band (over 20KHz)



Layout Note:
 Speaker trace width >40mil @ 2W4ohm speaker power



(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date:	Thursday, March 07, 2019	Sheet 28	of 106


Main Func = Audio

Speaker


Layout Note:

Speaker trace width >40mil @ 2W4ohm speaker power


27 AUD_SPK_R+ >>>
27 AUD_SPK_R- >>>
27 AUD_SPK_L- >>>
27 AUD_SPK_L+ >>>



CONN Pin	Net name
Pin1	SPK_L+
Pin2	SPK_L-
Pin3	SPK_R+
Pin4	SPK_R-




20180911
Vendor modify




AUD_SPK_L- C 1
AUD_SPK_L+ C 1
AUD_SPK_R- C 1
AUD_SPK_R+ C 1
A FTP2901
A FTP2902
A FTP2903
A FTP2904

27 LINE1_VREFO <<<
27 MIC2_VREFO_R <<<
27,66 AUD_HP1_JACK_L <<<
27,66 AUD_HP1_JACK_R <<<
27 LINE1_L >>>
27 LINE1_R >>>
27,66 AUD_SLEEVE <<<
27,66 AUD_RING <<<
27,66 AUD_SENSE <<<



20180911
Vendor modify



<Core Design>



Wistron Corporation
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Audio IO		
Size A4	Document Number WASP 13" WHL-U	Rev A00
Date: Thursday, March 07, 2019	Sheet 29	of 106

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A 4	Document Number WASP 13" WHL-U		Rev A00
Date: Thursday, March 07, 2019		Sheet 30	of 106

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LAN RTL8106			
Size	Document Number		Rev
A 4	WASP 13" WHL-U		A 00
Date:	Thursday, March 07, 2019	Sheet	31 of 106

(Blanking)

<Core Design>



Wistron Corporation
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XFOM&RJ45

Size
A 4

Document Number
WASP 13" WHL-U

Rev
A 00

Date: Thursday, March 07, 2019










Sheet 32 of 106

Main Func = Card Reader

19 SD_SDATA0<<<
 19 SD_SDATA1<<<
 19 SD_SDATA2<<<
 19 SD_SDATA3<<<
 19 SD_CD_N <<<
 19 SD_CLK >>>
 19 SD_CMD >>>
 19 SD_PWR_EN# >>>
 19 SD_WP <<<

NO.	PIN #	FUNCTION
1	#9	DAT2
2	#1	CD/DAT3
3	#2	CMD
4	#3-1	VSS
5	#3-2	VSS
6	#4	VDD
7	#5	CLD
8	CD	CARD DETECT
9	#6	VSS
10	#7	DAT0
11	#8	DAT1
12	WP1	WRITE PROTECT(VSS)
13	WP2	WRITE PROTECT(VDD)
14	FRAME	GND
15	FRAME	GND
16	FRAME	GND
17	FRAME	GND

	WRITE PROTECT SWITCH		CARD DETECT SWITCH
	WRITE PROTECT POSITION	WRITE ENABLE POSITION	
CARD UN INSERTION	OPEN		OPEN
CARD HALF INSERTION	CLOSE		OPEN
CARD INSERTION	OPEN	CLOSE	CLOSE
N/O	OPEN		CLOSE



<Core Design>

Wistron Corporation
 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

Card Reader-RTS5100

Size A 4 Document Number **WASP 13" WHL-U** Rev **A 00**

Date: Thursday, March 07, 2019 Sheet 33 of 106

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date:	Thursday, March 07, 2019	Sheet 34	of 106

SSID = USB3.0

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB switch			
Size	Document Number		Rev
	WASP 13" WHL-U		A 00
Date:	Thursday, March 07, 2019	Sheet	3 5 of 106

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB30			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date:	Thursday, March 07, 2019	Sheet 36	of 106

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date:	Thursday, March 07, 2019	Sheet 37	of 106

Main Func = USB3.0 Redriver

(Blanking)

<Core Design>

			Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
USB30					
Size A 4	Document Number				Rev
	WASP 13" WHL-U				A 00
Date:	Thursday, March 07, 2019			Sheet 38	of 106

(Blanking)


<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date:	Thursday, March 07, 2019	Sheet 39	of 106


Main Func = Power Plane & Sequence

17 PM_SLP_S3# >>>
 17,24,46 VCCST_PWRGD <<<
 17,51,92 PM_SLP_S4# >>>
 17,91 PM_SLP_S0# >>>
 21 GPPC_H18_VCCIO_LPM >>>
 24 ALWON >>>
 24,53 PRIM_PWRGD >>>
 26 PURE_HW_SHUTDOWN# >>>
 45 3V_5V_EN <<<
 51 PWR_VDDQ_PG >>>

ROSA Run Power




Power Good



[#543016] Optional, Added for addition system robustness


NON DS3: PH 3V_5V_POK to 3D3V_AUX_S5 at page17

VCCSFR_OC




MANAGEMENT RAIL POWER GENERATION


VCCST, VCCSTG, and VCCPLL can remain powered during S4 and S5 power states for board VR optimization.



VCCIO and VCCSTG



1D8V_S0



<Core Design>



Wistron Corporation
 2F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Power Plane Enable			
Title	Document Number	Rev	A00
Size	WASP 13" WHL-U		
Date	Thursday, March 07, 2019	Sheet	40 of 106

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Connected_Standby(1/2)+DS3			
Size	Document Number		Rev
A 4	WASP 13" WHL-U		A 00
Date:	Thursday, March 07, 2019		Sheet 41 of 106



(Blanking)

<Core Design>


			Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Connected_Standby(2/2)					
Size A 4	Document Number WASP 13" WHL-U				Rev A00
Date: Thursday, March 07, 2019			Sheet 42 of 106		

ISL9538H For Charger


OFFPAGE

[illegible]


+3D3V VDD DCIN





Barrel Prochot
Follow customer circuits



TypeC Prochot
Follow customer circuits.




ISL95859C For CPUCORE



	U22	U42	
PC4614	330P (78. 2124. 2FLDLS)	470p (78. 47124. 2FLDLS)	2017/04/25
PC4618	38P (78. 10224. 2FLDLS)	470p (78. 47124. 2FLDLS)	
PC4625		0. 022h (78. 22321. 2FLDLS)	
PC4626	DY	0. 022h (78. 22321. 2FLDLS)	2017/02/21
PR4669	DY	DY	
PR4635	12x (64. 10015. 60LS)	DY	
PC4642	383 (64. 38305. 60LS)	536 (64. 53605. 60LS)	2018/11/16
PC4640	474nP (78. 47322. 02PD)	474nP (78. 47322. 02PD)	
PC4628	22nP (78. 22321. 2FLDLS)	22nP (78. 22321. 2FLDLS)	
PC4654	10nP (78. 10322. 2FLDLS)	10nP (78. 10322. 2FLDLS)	
PC4653	DY	474nP (78. 47322. 02PD)	
PR4633	1. 54K (64. 15415. 60LS)	2. 55K (64. 25515. 60LS)	
PR4608	76. 8K (64. 76815. 60LS)	64. 0K (64. 10035. 60LS)	


pWR_DCBATOUT_VCOREA

C4702
SE33U25VM-11-GP
79.33612.20L



Title				POWER (5038_CPU_VCORE(2/3))			
Size	Document Number			Rev			
0stom	WASP 13" WHL-U					A00	
Date:	Thursday, March 07, 2019		Sheet	47	6	106	


Offpage-Signal



46 PWR_VCCGT_PWM
46 PWR_VCCGT_FCCM#
46 PWR_VCCGT_ISUMP
46 PWR_VCCGT_ISUMN

AOZ5038Q For VCCGT

For acoustic noise



RSVD

<Core Design>



Wistron Corporation
2F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

POWER (CPU VCCGTS RSVD)

Size &

Document Number

Rev

WASP 13" WHL-U

A00

Date: Thursday, March 07, 2019

Sheet 49 of 106

OFFPAGE


19V_DCBATOUT PWR_DCBATOUT_VCCSA

R5001

1 2

0R6J-L-GP

```
46 PWR_VCCSA_PWM >>>_____
46 PWR_VCCSA_FCCM >>>_____
46 PWR_VCCSA_ISUMP<<<_____
46 PWR_VCCSA_ISUMN<<<_____
```



Wistron Corporation
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

POWER (ISL95808 VCCSA)

Size	A 4
------	-----

Document Number

WASP 13" WHL-U

Rev


A 00

Date: Thursday, March 07, 2019


Sheet 50 of 106

Main Func = 1D8V


OFFPAGE_GAP



OFFPAGE



RT5797AL for 1D8V



<Core Design>



Wistron Corporation
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title POWER (APL5934_1D8V)		
Size A 4	Document Number WASP 13" WHL-U	Rev A 00
Date: Thursday, March 07, 2019	Sheet 53	of 106

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date:	Thursday, March 07, 2019	Sheet 54	of 106

Main Func = LCF







(Blanking)


<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CRT			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date:	Thursday, March 07, 2019	Sheet 56	of 106

Main Func = HDMI



EMI Request:



<Core Design>

DELL Wistron Corporation
2F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI**

Size & Document Number: **WASP 13" WHL-U** Rev: **A00**

Date: Thursday, March 07, 2019 Sheet: 57 of 106

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date: Thursday, March 07, 2019		Sheet 58	of 106

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A 4	Document Number WASP 13" WHL-U		Rev
Date:	Thursday, March 07, 2019	Sheet 59	of 106

(Blanking)


<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title SATA IF HDD/ODD			
Size A 4	Document Number WASP 13" WHL-U		Rev A00
Date: Thursday, March 07, 2019		Sheet 60	of 106



Main Func = WLAN

16	BT_USB20_N	<<<>>>
16	BT_USB20_P	<<<>>>
16	WLAN_PCIE_RX_N	<<<>>>
16	WLAN_PCIE_RX_P	<<<>>>
16	WLAN_PCIE_TX_N	<<<>>>
16	WLAN_PCIE_TX_P	<<<>>>
18	WLAN_CLK_CPU_N	<<<>>>
18	WLAN_CLK_CPU_P	<<<>>>
18	WLAN_CLKREQ_CPU_N	<<<>>>
18	CLKIN_XTAL_LCP_R	>>>>>>
20	CNV_BRI_DT	<<<>>>
20	CNV_RGI_RSP	<<<>>>
15,20	CNV_RGI_DT	<<<>>>
20	CNV_BRI_RSP	<<<>>>
21	CNV_WT_CLK_DP	>>>>>>
21	CNV_WT_CLK_DN	>>>>>>
21	CNV_WT_DP0	>>>>>>
21	CNV_WT_DN0	>>>>>>
21	CNV_WT_DP1	>>>>>>
21	CNV_WT_DN1	>>>>>>
21	CNV_WR_CLK_DP	<<<>>>
21	CNV_WR_CLK_DN	<<<>>>
21	CNV_WR_DP0	<<<>>>
21	CNV_WR_DN0	<<<>>>
21	CNV_WR_DP1	<<<>>>
21	CNV_WR_DN1	<<<>>>
66	CNV_MFUART2_TXD	>>>>>>
66	CNV_MFUART2_RXD	>>>>>>
66	CNV_COEX3	>>>>>>
17,63,66,76,91	PLTRST#_CPU	>>>>>>
18,24	SUS_CLK	>>>>>>
18	JIO3_PCIE_WAKE#	>>>>>>
19	BT_PCMFRM_RSTN	>>>>>>
19	BT_PCMOUT_CLKREQ0	<<<>>>
21	BLUETOOTH_EN	>>>>>>
21	WIFI_RF_EN	>>>>>>



AFTP6113	1	3D3V WLAN
AFTP6108	1	PLTRST# CPU
AFTP6112	1	BLUETOOTH_EN
AFTP6110	1	WIFI_RF_EN
AFTP6109	1	WLAN_CLKREQ_CPU_N
AFTP6111	1	BT_USB20_CON_N
AFTP6114	1	BT_USB20_CON_P
AFTP6115	1	JIO3_PCIE_WAKE#



Layout Note:
R6101, R6102 Close to M.2 conn
R6111, R6112 Close to PCH




Layout Note:



NGFF_KEY_E_75P

SKT-NGFF75P-70-GP-U1
062.10003.0401



<Core Design>

**Wistron Corporation**
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

NGFF WLAN CONN
WASP 13" WHL-U

Size A 4 Document Number Rev A 00

Date: Thursday, March 07, 2019 Sheet 61 of 106

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title INT IO WWAN			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date: Thursday, March 07, 2019		Sheet 62	of 106

Main Func = SSD M.2








Table 48. Socket 3 SSD Pin-Out (Mechanical Key M) On Platform

Pin	Signal	Pin	Signal
1	NC	17	NC
2	NC	18	NC
3	NC	19	NC
4	NC	20	NC
5	NC	21	NC
6	NC	22	NC
7	NC	23	NC
8	NC	24	NC
9	NC	25	NC
10	NC	26	NC
11	NC	27	NC
12	NC	28	NC
13	NC	29	NC
14	NC	30	NC
15	NC	31	NC
16	NC	32	NC
33	NC	49	NC
34	NC	50	NC
35	NC	51	NC
36	NC	52	NC
37	NC	53	NC
38	NC	54	NC
39	NC	55	NC
40	NC	56	NC
41	NC	57	NC
42	NC	58	NC
43	NC	59	NC
44	NC	60	NC
45	NC	61	NC
46	NC	62	NC
47	NC	63	NC
48	NC	64	NC
49	NC	65	NC
50	NC	66	NC
51	NC	67	NC
52	NC	68	NC
53	NC	69	NC
54	NC	70	NC
55	NC	71	NC
56	NC	72	NC
57	NC	73	NC
58	NC	74	NC
59	NC	75	NC
60	NC	76	NC
61	NC	77	NC
62	NC	78	NC
63	NC	79	NC
64	NC	80	NC
65	NC	81	NC
66	NC	82	NC
67	NC	83	NC
68	NC	84	NC
69	NC	85	NC
70	NC	86	NC
71	NC	87	NC
72	NC	88	NC
73	NC	89	NC
74	NC	90	NC
75	NC	91	NC
76	NC	92	NC
77	NC	93	NC
78	NC	94	NC
79	NC	95	NC
80	NC	96	NC
81	NC	97	NC
82	NC	98	NC
83	NC	99	NC
84	NC	100	NC

Table 13-11. SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values

Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³

Notes:

- Design Constraint: For PCIe only application, refer to the PCIe guidelines for details.
- Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitors on the motherboard. This option supports all SATA devices. However, the Rx 10 nF capacitor can be removed if DC coupled ODDs / devices are NOT used.
- Design Constraint: For PCIe* Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraint: For PCIe* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraints, Required: Refer to the Chapter 3, "General Differential Signals Design Guidelines" along with the additional guidelines in this section for all design optimization guidelines.
- Design Constraint: For PCIe* lane that needs to support either **PCIe* Gen2 devices** or **PCIe* Gen3 devices**, follow the PCIe* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**

<Core Design>

DELL Wistron Corporation
2F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SSD M.2/eMMC**


Size: Document Number: **WASP 13" WHL-U** Rev: **A00**

Date: Thursday, March 07, 2019 Sheet: 63 of 106


Main Func = Power BTN

- 24 CHG_AMBER_LED# >>>
- 24 BATT_WHITE_LED# >>>
- 24 SYS_LED_MASK#_R >>>
- 16 PCH_SATA_LED# >>>
- 63,66 M2_PCIE_LED# >>>
- 20,24,67,92 LID_CL_SIO# >>>
- 24 MASK_SATA_LED# >>>
- 24,92 KBC_PWRBTN# >>>
- 24,44 HW_ACAV_IN >>>
- 17,24 PCH_RSMRST# >>>
- 24 EC_D_INHIB >>>


Battery LED1 (AMBER_LED)
Low actived from KBC GPIO



Battery LED2 (WHITE_LED)
Low actived from KBC GPIO



M-BIST for G10



M-BIST(Mainboard Built-In Self Test)Check if MB is damage while press power button. There is a LED will light up to indicate the MB is damage by

<Core Design>

DELL Wistron Corporation
2F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title **LED Board&Power Button**

Size Custom Document Number **WASP 13" WHL-U** Rev **A00**


Date: Thursday, March 07, 2019 Sheet 64 of 106

SSID = KB



Main Func = Keyboard



Main Func = TPAD




WWAN



Main Func = HALL SENSOR

24 LID_POWER_ON#_R >>>
20,24,64,92 LID_CL_SIO# <<<



LID sensor



<Core Design>

			Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Sensor (Hall-Sensor)					
Size A 4	Document Number WASP 13" WHL-U				Rev A 00
Date: Thursday, March 07, 2019		Sheet 67		of 106	

Main Func = Debug



<Core Design>



Wistron Corporation
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A 4

Document Number

WASP 13" WHL-U

Rev

A 00

Date: Thursday, March 07, 2019

Sheet 68

of 106

(Blanking)

<Core Design>



		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date:	Thursday, March 07, 2019	Sheet 69	of 106

Main Func = G-sensor

20 GSEN2_INT1_C <<<<
20 GSEN2_INT2_C <<<<

18 FFS_INT1 <<<<
20 FFS_INT2 <<<<

20 CPU_I2C_SCL_ISH0 <<<<
20 CPU_I2C_SDA_ISH0 <<<<



<Core Design>









Wistron Corporation
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Sensor		
Size A 4	Document Number WASP 13" WHL-U	Rev A 00

Date: Thursday, March 07, 2019 Sheet 70 of 106

Main Func = TPS65982DC





<Core Design>



Title			
USB3.0 PORT			
Size	Document Number	Rev	
A	WASP 13" WHL-U	A00	
Date: Thursday, March 07, 2019	Sheet	72	106

Main Func = TYPEC CONNECTOR

71 USB1_SSRX_MUX_N1 >>>
71 USB1_SSRX_MUX_P1 >>>
71 USB1_SSRX_MUX_N2 >>>
71 USB1_SSRX_MUX_P2 >>>
71 USB1_SSRX_CON_N1 <<<
71 USB1_SSRX_CON_P1 <<<
71 USB1_SSRX_CON_N2 <<<
71 USB1_SSRX_CON_P2 <<<
71 USB1_SSTX_CON_N1 >>>
71 USB1_SSTX_CON_P1 >>>
71 USB1_SSTX_CON_N2 >>>
71 USB1_SSTX_CON_P2 >>>
72 USB4_USB20_CON_N1 >>>
72 USB4_USB20_CON_P1 >>>
72 USB4_USB20_CON_N2 >>>
72 USB4_USB20_CON_P2 >>>
71 USB1_SBU1 >>>
71 USB1_SBU2 >>>
72 USB1_CC1 >>>
72 USB1_CC2 >>>



<Core Design>



Wistron Corporation
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU(1/5)PEG

Size
A 4

Document Number

WASP 13" WHL-U

Rev
A00


Date: Thursday, March 07, 2019

Sheet 73

of 106

Main Func = TYPEC protect

24 TYPEC_DCIN1_EN# >>>
 44 VCCPD_VBUS_ACK <<<
 72 VBUS_P_CTRL >>>
 72 PD_VBUS_C_CTRL1 >>>



<Core Design>

 Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
		TYPE-C LPS	
Size A4	Document Number		Rev
	WASP 13" WHL-U		A00
Date: Thursday, March 07, 2019	Sheet 74	of	106

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU(3/5)VRAM/F			
Size A 4	Document Number WASP 13" WHL-U		Rev A00
Date: Thursday, March 07, 2019		Sheet 75	of 106

```

16  GFX_PCIE_RX_P0 <<<_____
16  GFX_PCIE_RX_N0 <<<_____

16  GFX_PCIE_TX_P0 >>>_____
16  GFX_PCIE_TX_N0 >>>_____

16  GFX_PCIE_RX_P1 <<<_____
16  GFX_PCIE_RX_N1 <<<_____

16  GFX_PCIE_TX_P1 >>>_____
16  GFX_PCIE_TX_N1 >>>_____

16  GFX_PCIE_RX_P2 <<<_____
16  GFX_PCIE_RX_N2 <<<_____

16  GFX_PCIE_TX_P2 >>>_____
16  GFX_PCIE_TX_N2 >>>_____

16  GFX_PCIE_RX_P3 <<<_____
16  GFX_PCIE_RX_N3 <<<_____

16  GFX_PCIE_TX_P3 >>>_____
16  GFX_PCIE_TX_N3 >>>_____

18  CLK_PCIE_PEG_REQ# <<<_____

18  GFX_CLK_CPU_P >>>_____
18  GFX_CLK_CPU_N >>>_____

85  VGACORE_VDD_SENSE_1 <<<_____
85  VGACORE_GND_SENSE_1 <<<_____

17,61,63,66,91  PLTRST#_CPU >>>_____

20  DGPU_HOLD_RST# >>>_____

```





Table 6. PEX Core and IO Supply Decoupling and Filtering

GPIA		1/14 PCI_EXPRESS	
	AB6	N#AB6	
	AC7	PEX_RST_N	
	AE8	PEX_CLKREQ#	
	AD9	PEX_REFCLK	
	AB9	PEX_REFCLK_N	
	AG6	PEX_T0	
	AG7	PEX_T0_N	
	AB10	PEX_TX1	
	AC10	PEX_TX1_N	
	AF7	PEX_RX1	
	AE7	PEX_RX1_N	
	AD11	PEX_TX2	
	AC11	PEX_TX2_N	
	AE8	PEX_RX2	
	AF9	PEX_RX2_N	
	AC12	PEX_TX3	
	AB12	PEX_TX3_N	
	AG9	PEX_RX3	
	AG10	PEX_RX3_N	
	AB13	PEX_TX4	
	AC13	PEX_TX4_N	
	AF10	PEX_RX4	
	AE10	PEX_RX4_N	
	AD14	PEX_TX5	
	AC14	PEX_TX5_N	
	AE12	PEX_RX5	
	AF12	PEX_RX5_N	
	AC15	PEX_TX6	
	AB15	PEX_TX6_N	
	AG12	PEX_RX6	
	AG13	PEX_RX6_N	
	AB16	PEX_TX7	
	AC16	PEX_TX7_N	
	AF13	PEX_RX7	
	AE13	PEX_RX7_N	
	AD17	PEX_TX8	
	AC17	PEX_TX8_N	
	AE15	PEX_RX8	
	AF15	PEX_RX8_N	
	AC18	PEX_TX9	
	AB18	PEX_TX9_N	
	AG15	PEX_RX9	
	AG16	PEX_RX9_N	
	AB19	PEX_TX10	
	AC19	PEX_TX10_N	
	AF16	PEX_RX10	
	AE16	PEX_RX10_N	
	AD20	PEX_TX11	
	AC20	PEX_TX11_N	
	AE18	PEX_RX11	
	AF18	PEX_RX11_N	
	AC21	PEX_TX12	
	AB21	PEX_TX12_N	
	AG18	PEX_RX12	
	AG19	PEX_RX12_N	
	AD23	PEX_TX13	
	AE23	PEX_TX13_N	
	AF19	PEX_RX13	
	AE19	PEX_RX13_N	
	AD24	PEX_TX14	
	AE24	PEX_TX14_N	
	AE21	PEX_RX14	
	AF21	PEX_RX14_N	
	AG24	PEX_TX15	
	AG25	PEX_TX15_N	
	AC22	PEX_RX15	
	AG26	PEX_RX15_N	
N7S-G1-A1-07P		NC FOR GM108	
N7S-G1-A1-07P		NC FOR GF17/GK208/GM108	



<Core Design>			
		Wistron Corporation 2F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU(1/5)PEG			
Size	Document Number	Rev	
108mm	WASP 13" WHL-U		A00
Date:	Thursday, March 07, 2019	Sheet	76 of 106

Wistron Corporation #F, 88, Sec.1, Hsin Tai Wu Rd., Hsichit, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
GPU(2/5)DIGITALOUT			
Size	Document Number	Rev	
a	WASP 13" WHL-U	A00	
Date	Thursday, March 07, 2019	Sheet	77 of 106

Main Func = dGPU

81 FBA_D0[31] <<>

82 FBA_D32[63] <<>

81 FBA_D0M0 <<>

81 FBA_D0M1 <<>

81 FBA_D0M2 <<>

82 FBA_D0M3 <<>

82 FBA_D0M4 <<>

82 FBA_D0M5 <<>

82 FBA_D0M6 <<>

82 FBA_D0M7 <<>

81 FBA_EDC0 <<>

81 FBA_EDC1 <<>

81 FBA_EDC2 <<>

81 FBA_EDC3 <<>

82 FBA_EDC4 <<>

82 FBA_EDC5 <<>

82 FBA_EDC6 <<>

82 FBA_EDC7 <<>

81 FBA_CMD0 <<>

81 FBA_CMD1 <<>

81 FBA_CMD2 <<>

81 FBA_CMD3 <<>

81 FBA_CMD4 <<>

81 FBA_CMD5 <<>

81 FBA_CMD6 <<>

81 FBA_CMD7 <<>

81 FBA_CMD8 <<>

81 FBA_CMD9 <<>

81 FBA_CMD10 <<>

81 FBA_CMD11 <<>

81 FBA_CMD12 <<>

81 FBA_CMD13 <<>

81 FBA_CMD14 <<>

81 FBA_CMD15 <<>

81 FBA_CMD16 <<>

81 FBA_CMD17 <<>

81 FBA_CMD18 <<>

81 FBA_CMD19 <<>

81 FBA_CMD20 <<>

81 FBA_CMD21 <<>

81 FBA_CMD22 <<>

81 FBA_CMD23 <<>

81 FBA_CMD24 <<>

81 FBA_CMD25 <<>

81 FBA_CMD26 <<>

81 FBA_CMD27 <<>

81 FBA_CMD28 <<>

81 FBA_CMD29 <<>

81 FBA_CMD30 <<>











81 FBA_CMD31 <<>

81 FBA_CMD32 <<>

81 FBA_CMD33 <<>


81 FBA_CMD34 <<>

81 FBA_CMD35 <<>



1.35V +/- 3%
4.88A

Near GPU



Under GPU





Table 5. Frame Buffer PLLs Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population		Location	
			N16	N17		
FB PLL Supply Rail for GDDR5						
GB2B-64, GB2C-64	0.1 μF	X7R	0402	2	4	Under GPU
	22 μF	X6S	0805	1	1	Near GPU
	Bead Type					
	30 Ω (ESR=0.010 Ω)	0603	1	1		Near GPU


Table 4. Frame Buffer Core and IO Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population		Location	
			N16	N17		
FBVDD/Q Supply Rail for GDDR5						
GB2B-64, GB2C-64	0.1 μF	X7R	0402	2	0	Under GPU
	1 μF	X7R	0603	2	8	Under GPU
	4.7 μF	X6S	0603	2	0	Under GPU
	10 μF	X6S	0603	0	2	Under GPU
	10 μF	X6S	0603	1	1	Near GPU
	22 μF	X6S	0603W	1	3	Near GPU


Note:
Reference NV-D0R5 CRB and D0R70 by GDDR5




Under GPU



Near GPU




20161215 N17



30ohm@100MHZ (ESR=0.01ohm)
Source: suggest to change to
68.00335.051 from 68.00084.H41.

Main Func = dGPU




<Core Design>




Wistron Corporation
2F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
GPU(5/5)PWR/GND			
Size Custom	Document Number	Rev	
	WASP 13" WHL-U	A00	
Date:	Thursday, March 07, 2019	Sheet 80 of 106	

Timing diagram showing various FBA signals (FBA_CMD0 to FBA_CMD15, FBA_CLKOP, FBA_CLKON, FBA_VREFC0, FBA_CMD13, GPIO10_FBVREF, FBA_D[0..31], FBA_DQM0 to FBA_DQM3, FBA_EDC0 to FBA_EDC3, FBA_WCK23, FBA_WCK01, FBA_WCK01#, FBA_CMD14, FBA_CMD13) plotted against time. The signals are represented by horizontal lines with various patterns (zigzag, step, etc.) indicating their timing. The diagram is divided into several sections by vertical lines, suggesting different time intervals or clock cycles. The signals are labeled with their names and values (e.g., 78.81, 78.81, 78.81) on the left side.



Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low



The top diagram shows a circuit for a single component. The input signal **b35V_VGA_S0** is connected to pin **@105** of an **OPS** component. The component's other pins are **@106** (labeled **OPS**), **@107** (labeled **OPS**), and **@109** (labeled **OPS**). The component is identified as **SC1U16V2KX-3DL-GP** and **SC1U10V2KX-1DLGP**. The component is connected to ground.

The bottom diagram shows a circuit for a chain of components. The input signal **b35V_VGA_S0** is connected to pin **@108** of an **OPS** component. The component's other pins are **@115** (labeled **OPS**), **@120** (labeled **OPS**), **@121** (labeled **OPS**), **@122** (labeled **OPS**), **@123** (labeled **OPS**), **@124** (labeled **OPS**), and **@125** (labeled **DY**). The component is identified as **SC1U16V2KX-3DLGP** and **SC1U10V2KX-1DLGP**. The component is connected to ground.

D35V_VGA_S0

OPS 1 2 3 110 111 112 114

SC1U10V2KX-1DLGP

SC1U10V2KX-1DLGP

SC1U10V2KX-1DLGP

SC1U10V2KX-1DLGP

SC1U10V2KX-1DLGP

D35V_VGA_S0

OPS 1 2 3 116 117 118 119

SCD1U16V2KX-3DLP















SCD1U16V2KX-3DLP

SCD1U16V2KX-3DLP

SCD1U16V2KX-3DLP

<Core Design>			
		Wistron Corporation 3F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
		GPU-VRAM1.2 (1/4)	
Size	Document Number		Rev
A		WASP 13" WHL-U	A00
Date:	Thursday, March 07, 2019	Sheet	81 of 106

78 FBA_D[32..63] << >>



FBVREF Termination

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low

<Core Design>



Wistron Corporation

2F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
1. The Effect of Temperature on the Rate of Reaction of Hydrogen Peroxide with Potassium Iodide	John Doe	2018	Journal of Chemical Education	95	1234
2. Kinetic Study of the Reaction Between Sulfur Dioxide and Hydrogen Sulfide	Jane Smith	2017	Journal of Physical Chemistry	121	5678
3. The Influence of pH on the Stability of Aqueous Solutions of Various Salts	Michael Brown	2019	Journal of Analytical Chemistry	88	9101
4. Thermodynamic Properties of Organic Compounds: A Review	Sarah White	2016	Journal of Thermodynamics	20	2345
5. Spectroscopic Analysis of Organic Molecules in Aqueous Solution	David Green	2020	Journal of Spectroscopy	35	6789
6. The Role of Catalysts in Organic Synthesis: A Comprehensive Study	Emily Black	2015	Journal of Organic Chemistry	80	1122
7. Kinetic Modeling of the Reaction Between Nitric Oxide and Carbon Monoxide	Robert Grey	2018	Journal of Chemical Kinetics	40	3456
8. The Effect of Solvent Polarity on the Rate of Reaction of Organic Compounds	Laura Pink	2017	Journal of Physical Chemistry	121	7890
9. Thermodynamic Properties of Organic Compounds: A Review	James Blue	2016	Journal of Thermodynamics	20	3456
10. Spectroscopic Analysis of Organic Molecules in Aqueous Solution	Olivia Yellow	2020	Journal of Spectroscopy	35	1234

GPU-VRAM3,4 (2/4)

Size

Document Number

WASP 13" WHL-U

A 00

Date: Thursday, March 07, 2019

Sheet 82

106

(Blanking)

<Core Design>


		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: GPU-VRAM5,6 (3/4)			
Size A 4	Document Number WASP 13" WHL-U		Rev A00
Date: Thursday, March 07, 2019		Sheet 83	of 106

(Blanking)


<Core Design>

			Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title GPU-VRAM7,8 (4/4)					
Size A 4	Document Number WASP 13" WHL-U				Rev A00
Date: Thursday, March 07, 2019			Sheet	84	of 106

OFFPAGE-GAP



VGA : N17S-G2 / NVVDD
EDP-Continuous : 28.6A
EDP-Peak : 60.3A









Main Func = dGPU

```

edit 13 reserved 0B to PWR_VGA_VOCDEN_EN in P. 9
20 0_GHSL_PWR_EN >>>
20.79 0_OI_FB_EN >>>
79.85 0_PHS_G0S_PWR_EN >>>
85 1_V_VGA_EN_R <<<
85 1_V_VGA_S0_PG <<<
85 1_D3SV_PG0OOD <<<
85 P_WR_VGA_NAV0DS_PG >>>
85 P_WR_VGA_M0ND0_ORE >>>

```



(Blanking)

<Core Design>


		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A 4	Document Number WASP 13" WHL-U		Rev
Date:	Thursday, March 07, 2019	Sheet 87 of	106

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date:	Thursday, March 07, 2019	Sheet 88	of 106

Main Func = UnusedParts






(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date:	Thursday, March 07, 2019	Sheet 90	of 106

Main Func = TPM

15,18,25 SPI_SI_CPU >>>—
 18 SPI_CS_CPU_N2>>>—
 18,25 SPI_CLK_CPU >>>—
 18,25 SPI_SO_CPU <<<—
 17,40 PM_SLP_S0# >>>—
 17,61,63,66,76 PLTRST#_CPU >>>—
 18 TPM_SPI_IRQ# >>>—
 20 PIRQA# >>>—



<Core Design>



Wistron Corporation
 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			TPM2.0	
Size	Document Number	Rev		
A 4	WASP 13" WHL-U	A 00		
Date:	Thursday, March 07, 2019	Sheet	91	of 106


Main Func = FPR

16 FP1_USB20_N >>> _____
 16 FP1_USB20_P >>> _____
 24 FPR_SCAN# >>> _____
 24,64 KBC_PWRBTN# >>> _____
 17,40,51 PM_SLP_S4# >>> _____
 20,24,64,67 LID_CL_SIO# >>> _____

	PM_SLP_S4#	FP_3D3V
S0	1	1
S3	1	1
S4	0	0
S5	0	0

GF5288WN1+GF128A+GM168
Module design

CN PIN Map	
Pin NO.	INFO
1	VCC 3.3V
2	PWBTN
3	USB N
4	USB P
5	GND
6	LID closed
7	GPIO Key shielding
8	GND (ID pin)



<Core Design>



Wistron Corporation
 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title (Reserved)Finger Print		
Size A 4	Document Number WASP 13" WHL-U	Rev A 00
Date: Thursday, March 07, 2019	Sheet 92	of 106

(Blanking)

<Core Design>

			Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)					
Size A 4		Document Number WASP 13" WHL-U			Rev
Date: Thursday, March 07, 2019			Sheet 93 of 106		

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date:	Thursday, March 07, 2019	Sheet 94	of 106

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date:	Thursday, March 07, 2019	Sheet 95	of 106

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date:	Thursday, March 07, 2019	Sheet 96	of 106

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: LVDS Switch			
Size A 4	Document Number WASP 13" WHL-U		Rev A00
Date: Thursday, March 07, 2019		Sheet 97 of	106


SSID = Debug

(Blanking)

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU XDP;PCH XDP			
Size A 4	Document Number		Rev
	WASP 13" WHL-U		A00
Date:	Thursday, March 07, 2019		Sheet 99 of 106


CLK Block Diagram



[illegible]

 Wistron Corporation 2F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
File Change History			
Size	Document Number	Rev	
A	WASP 13" WHL-U	A00	
Date:	Thursday, March 07, 2019	Sheet	101 of 108


Figure 12-21.WHL-U Timing Diagram for S0/M0 to G3 [Non Deep Sx Platform]



Notes:


- These are all the processor S0 non-Core rails. Includes the rails like 3.3-V/5-V platform rails, etc.
- This represents the overall Power-Good signal including the platform rails mentioned in Note (1)
- Signal may drop before or after SLP_S4# / SLP_S5# / DDR_RESET# assertion
- VCCST, VCCSTG, and VCCPLL may remain powered during Sx power states for Debug support and platform VR optimization. Platform designers will need to account for proper power rail management with external devices and circuitry to avoid leakage path scenarios.
- VCCST_PWRGD signal must deassert in all Sx / DSx states, regardless of the status of the VCCST / VCCSTG rails
- Present on LPDDR3 and DDR4 systems only. Must ramp down **AFTER** VDDQ has ramped down

<Core Design>




<Core Design>

		Wstron Corporation 3F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Power Block Diagram			
Size A	Document Number WASP 13" WHL-U	Rev 00	
Date: Thursday, March 07, 2019		Sheet 103	15 108



<Core Design>

		Wstron Corporation 3F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
SMBUS Block Diagram			
Rev A	Document Number WASP 13" WHL-U	Rev #0	
Date: Thursday, March 07, 2019		Sheet 104	15 108



<Core Design>

		Wstron Corporation 3F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Thermal/Audio Block Diagram			
Rev	A		Rev
Date: Thursday, March 07, 2019		Sheet	105 of 108

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

<Core Design>

		Wistron Corporation 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CLK Block			
Size A 4	Document Number WASP 13" WHL-U		Rev A 00
Date:	Thursday, March 07, 2019	Sheet 106	o f 106