

COMPAL CONFIDENTIAL

MODEL NAME : Loki-G 15/17
MB PCB PN : DAA000FC010
PWR/B PCB PN : DA4002L3010
IO/B PCB PN : DA6001XF010

ZZZ

PCB R1

DAA000FC010

PCB@

UC1

CPU R1

SA0000BPJ1L

I5@

UC1

SA0000BPZ1L

I7@

UC1

CPU R3

SA0000BPJ2L

I5@

UC1

SA0000BPZ2L

I7@

Dell/Compal Confidential
Schematic Document

COFFEE LAKE H
N17P-G0/G1
Loki-G 15/17


2018-03-22
REV : 1.0 (A00)

Layout Dell logo



COPYRIGHT 2014
ALL RIGHT RESERVED
REV: X00
PWB: 9HTP8

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Size	Document Number
				Date: Thursday, March 22, 2018	Sheet 1 of 78
				Rev	0.3
				LA-F611P	



128M*32 x4 =2G
256M*32 x4 =4G

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	03
Document Number				LA-F611P	
Date: Thursday, March 22, 2018				Sheet	2 of 78

Refer Page 26

Board ID	Resistor
X00	100K
X01	17.8K
X02	27K
X03	37.4K
A00	49.9K

HSIO port Allocation

USB3	DESTINATION
1	USB JUSB1 (Left Side)
2	None
3	USB JUSB3 (Left Side)
4	None
5	None
6	None

USB2	DESTINATION
1	USB JUSB1 (Left Side)
2	USB JUSB2 (I/O)
3	USB JUSB3 (Left Side)
4	TYPE-C PD
5	CAMERA
6	Card Reader (I/O)
7	BT & CNVi BRI
8	Touch Screen
9	Finger Print
10	None
11	None
12	None
13	None
14	None

PCI EXPRESS	DESTINATION	USB3	DESTINATION
Lane 1	None	7	None
Lane 2	None	8	None
Lane 3	None	9	None
Lane 4	None	10	None
Lane 5	None		
Lane 6	None		
Lane 7	None		
Lane 8	None		
Lane 9	NGFF - NVMe SSD		
Lane 10		SATA	DESTINATION
Lane 11		0a	None (NVMe)
Lane 12		1a	NGFF - SSD
Lane 13		0b	HDD
Lane 14	LAN	1b	None (LAM)
Lane 15	NGFF - WLAN	2	None (WLAN)
Lane 16	None	3	None
Lane 17	None	4	None
Lane 18	None	5	None
Lane 19	None	6	None
Lane 20	None	7	None
Lane 21	Alpine Ridge - SP		
Lane 22			
Lane 23			
Lane 24			

Table 1-7. PCH HSIO Detail (SKU 9-11 of 11)


Flex I/O Lane	SKU		
	HM370	QM370	CM246
0	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2
1	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2
2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2
3	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2
4	USB3.1 Gen1	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2
5	USB3.1 Gen1	USB3.1 Gen1/Gen2	USB3.1 Gen1/Gen2
6	USB3.1 Gen1	USB3.1 Gen1	USB3.1 Gen1, PCIe*
7	USB3.1 Gen1	USB3.1 Gen1	USB3.1 Gen1, PCIe*
8	N/A	USB3.1 Gen1	USB3.1 Gen1, PCIe*
9	N/A	USB3.1 Gen1	USB3.1 Gen1, PCIe*
10	GbE	PCIe*, GbE	PCIe*, GbE
11	N/A	PCIe*	PCIe*
12	N/A	PCIe*	PCIe*
13	N/A	PCIe*	PCIe*
14	PCIe*, GbE	PCIe*, GbE	PCIe*, GbE
15	PCIe*	PCIe*	PCIe*
16	PCIe*, SATA 0A	PCIe*, SATA 0A	PCIe*, SATA 0A
17	PCIe*, GbE, SATA 1A	PCIe*, GbE, SATA 1A	PCIe*, GbE, SATA 1A
18	PCIe*, GbE, SATA 0B	PCIe*, GbE, SATA 0B	PCIe*, GbE, SATA 0B
19	PCIe*, SATA 1B	PCIe*, SATA 1B	PCIe*, SATA 1B
20	PCIe*	PCIe*	PCIe*, SATA 2
21	PCIe*	PCIe*	PCIe*, SATA 3
22	PCIe*, SATA 4	PCIe*, SATA 4	PCIe*, SATA 4
23	PCIe*, SATA 5	PCIe*, SATA 5	PCIe*, SATA 5
24	PCIe*	PCIe*	PCIe*, SATA 6
25	PCIe*	PCIe*	PCIe*, SATA 7
26	PCIe*	PCIe*	PCIe*
27	PCIe*	PCIe*	PCIe*
28	PCIe*	PCIe*	PCIe*
29	PCIe*	PCIe*	PCIe*

DDI	DESTINATION
1	Alpine Ridge
2	Alpine Ridge
3	HDMI2.0 LSPCON PS175

CLK_PCIE	DESTINATION	CLK_REQ	DESTINATION
0	TBT-AR	0	TBT-AR
1	None	1	None
2	None	2	None
3	None	3	None
4	None	4	None
5	None	5	None
6	None	6	None
7	GPU	7	GPU
8	None	8	None
9	NGFF - SSD	9	NVMe
10	None	10	None
11	None	11	None
12	None	12	None
13	None	13	None
14	LAN	14	LAN
15	WLAN	15	WLAN

13.2.1 Coffee Lake PCH-H

Figure 13-1. High Speed I/O (HSIO) Lane Multiplexing in PCH-H



Symbol Note :

↓ : means Digital Ground



⏏ : means Analog Ground


eSPI Virtual Wires (VW) (Sheet 1 of 2)

Virtual Wire	PCH Pin Direction	Reset Control	Pin Retained in PCH (For Use by Other Components)
SUS_STAT#	Output	ESPI_RESET#	No
SUS_PWRDN_ACK	Output	ESPI_RESET#	No
PLTRST#	Output	ESPI_RESET#	Yes
PME#	Input	ESPI_RESET#	No
WAKE#	Input	ESPI_RESET#	No
SMI#	Input	PLTRST#	N/A
SCI#	Input	PLTRST#	N/A
RCIN#	Input	PLTRST#	No
SLP_A#	Output	ESPI_RESET#	Yes

eSPI Virtual Wires (VW) (Sheet 2 of 2)

Virtual Wire	PCH Pin Direction	Reset Control	Pin Retained in PCH (For Use by Other Components)
SLP_S3#/SLP_S4#/ SLP_SS#/SLP_LAN#/ SLP_WLAN#	Output	DSW_PWROK	Yes






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/01/06	Deciphered Date	2018/01/06	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SMBus Block Diagram		
				Size	Document Number	Rev
				Custom	LA-F611P	0.3
				Date:	Thursday, March 22, 2018	Sheet 5 of 78


Main Func = CPU

TBT-AR



CFL_H_SOC

UC1D



eDP

+VCCIO

Check OK

DP_RCOMP


Trace width=5 mils

Spacing=20 mils


Max length= 600 mils

Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2016/01/06		Deciphered Date		2017/01/06		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								CFL-H(1/8)DDI/eDP					
								Size		Document Number		Rev	
								LA-F611P		0.3			
								Date:		Thursday, March 22, 2018		Sheet 6 of 78	

Main Func = CPU



Main Func = CPU



Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2016/01/06		Deciphered Date		2017/01/06		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								CFL-H(3/8)DIMMB		
								Size	Document Number	Rev
								LA-F611P		0.3
								Date:	Thursday, March 22, 2018	Sheet

C = CPU

CFL-H SOC

UC1C

PEG CTX C GRX P[0..7]

PEG CTX C GRX N[0..7]

PEG CRX GTX P[0..7]

PEG CRX GTX N[0..7]

PEG CTX C GRX P7

PEG CTX C GRX N7

PEG CRX GTX P6

PEG CRX GTX N6

PEG CRX GTX P5

PEG CRX GTX N5

PEG CRX GTX P4

PEG CRX GTX N4

PEG CRX GTX P3

PEG CRX GTX N3

PEG CRX GTX P2

PEG CRX GTX N2

PEG CRX GTX P1

PEG CRX GTX N1

PEG CRX GTX P0

PEG CRX GTX N0

PEG_RCOMP

Trace Width/Space: 15 mil/ 15 mil

Max Trace Length: 600 mil

From PCH

To PCH

PEG_RCOMP


Trace width=15 mils

Spacing=15 mils

Max length= 600 mils

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-F611P	Rev 0.3
Date: Thursday, March 22, 2018				Sheet	9 of 78

Main Func = CPU



The CFG signals have a default value of '1' if not terminated on the board.

CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted
*1 = (default) Normal Operation;
0 = Stall.

CFG[2]: PCI Express* Static x16 Lane Numbering Reversal.
1 = Normal operation
*0 = Lane numbers reversed.

CFG[4]: eDP enable:
1 = Disabled.
*0 = Enabled.

CFG[6:5]: PCI Express* Bifurcation:
00 = 1 x8, 2 x4 PCI Express*
01 = reserved
10 = 2 x8 PCI Express
11 = 1 x16 PCI Express*

CFG[7]: PEG Training:
*1 = (default) PEG Train immediately following RESET# de assertion.
0 = PEG Wait for BIOS for training.

CPU_XDP_TDO
CPU_XDP_TDI
CPU_XDP_TMS
CPU_XDP_TCK0
CPU_XDP_TRST#
XDP_PREQ#
XDP_PRDY#

CPU_XDP_TDO 18,38
CPU_XDP_TDI 18,38
CPU_XDP_TMS 18,38
CPU_XDP_TCK0 18,38
CPU_XDP_TRST# 22,38
XDP_PREQ# 22,38
XDP_PRDY# 22,38

To be confirm


CFG_RCOMP

Trace Width/Space: 4 mil/ 12 mil
Max Trace Length: 600 mil

CFG0 RC2551 2 1K 0402 5%
CFG2 RC2581 2 1K 0402 5%
CFG4 RC2571 2 1K 0402 5%
CFG5 RC2561 2 1K 0402 5%
CFG6 RC2531 2 1K 0402 5%
CFG7 RC2541 2 1K 0402 5%


Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2016/01/06		Deciphered Date		2017/01/06		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								CFL-H(5/8)CFG					
								Size		Document Number		Rev	
								LA-F611P		0.3			
								Date:		Thursday, March 22, 2018		Sheet 10 of 78	

Main Func = CPU




Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2016/01/06		Deciphered Date		2017/01/06		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								CFL-H(6/8)VCC_CORE/GT					
								Size		Document Number		Rev	
								LA-F611P				0.3	
								Date:		Thursday, March 22, 2018		Sheet 11 of 78	

Main Func = CPU



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CFL-H(7/8)VCCSA/VCCIO/VDDQ	
				Size	Document Number
				LA-F611P	
Date: Thursday, March 22, 2018		Sheet 12 of 78		Rev 0.3	

Main Func = CPU




```




7  DDR_A_D[0..63]
7  DDR_A_MA[0..13]
7  DDR_A_DQS#[0..7]
7  DDR_A_DQS[0..7]

```

Layout Note:
Place near JDIMM1.258








The diagram illustrates the 1.2V_DDR power plane layout. It features two rows of decoupling capacitors. The top row, labeled +1.2V_DDR, includes capacitors CD18 (0.0056 uF), CD17 (0.0056 uF), CD16 (0.0056 uF), CD15 (0.0056 uF), CD14 (0.0056 uF), CD13 (0.0056 uF), and CD12 (0.0056 uF). The bottom row, also labeled +1.2V_DDR, includes capacitors CD25 (0.0056 uF), CD26 (0.0056 uF), CD27 (330uF MAIN), CD28 (0.0056 uF), CD29 (0.0056 uF), CD30 (0.0056 uF), and CD31 (0.0056 uF). All capacitors are connected to a common power plane and ground.



All VREF traces should have 10 mil trace width

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	DDR4 DIMMA RVS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CONTROL OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-F611P	03
				Date:	Thursday, March 22, 2018	Sheet 14 of 78

Layout Note:
Place near JDIMM2



All VREF traces should have 10 mil trace width


Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ¹	None ²	None ³

34	PCIE_PTX_DRX_P11	PCIE_PTX_DRX_P11
34	PCIE_PTX_DRX_N11	PCIE_PTX_DRX_N11
34	PCIE_PRX_DTX_P11	PCIE_PRX_DTX_P11
34	PCIE_PRX_DTX_N11	PCIE_PRX_DTX_N11



35	PCIE_PTX_DRX_N14		PCIE_PTX_DRX_N14
35	PCIE_PTX_DRX_P14		PCIE_PTX_DRX_P14
35	PCIE_PRX_DTX_N14		PCIE_PRX_DTX_N14
35	PCIE_PRX_DTX_P14		PCIE_PRX_DTX_P14

32 SATA3_PTX_DRX_N0 SATA3_PTX_DRX_P0 SATA3_PTX_DRX_N1 SATA3_PTX_DRX_P1


34	PCIE_PTX_DRX_P12	PCIE_PTX_DRX_P12
34	PCIE_PTX_DRX_N12	PCIE_PTX_DRX_N12
34	PCIE_PRX_DTX_P12	PCIE_PRX_DTX_P12
34	PCIE_PRX_DTX_N12	PCIE_PRX_DTX_N12



PCH_SATA_LED# 1 2 +3V
RH512 10K 0201 5%



eDP HPD pull down 100K



PROJECT ID	PROJECT ID1 (GPP_K22)	TPM ID	PROJECT ID2 (GPP_K23)
Non-TBT	0	SW TPM	0
TBT	1	HW TPM	1

PCH Strap PIN




```
DDP[B..F]CTRLDATA
This signal has a weak internal Pull-down.
0 = Port B is not detected. (Default)
1 = Port B is detected.
Notes:
1. The internal Pull-down is disabled after
   PCM_PwROK de-asserts.
2. This signal is in the primary well.
```

Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
High Speed I/O (HSIO) Type and Lane	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	USB3.1 Gen1 #7	USB3.1 Gen1 #8	USB3.1 Gen1 #9	USB3.1 Gen1 #10	PCIe #5	PCIe #6	PCIe #7	PCIe #8	PCIe #9	PCIe #10	PCIe #11	SATA 1A	SATA 1B	SATA 2A	SATA 2B	PCIe #16	PCIe #17	PCIe #18	PCIe #19	PCIe #20	PCIe #21	PCIe #22	PCIe #23	PCIe #24
Intel® RST Support											No Support	No Support				Yes		No Support				Yes						Yes		


Port	Strap	How to Enable Port?	How to Disable Port?
Port B	DDPB_CTRLDATA	Pull up to 3.3 V with 2.2-k Ω $\pm$ 5% resistor	No Connect
Port C	DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-k Ω $\pm$ 5% resistor	No Connect
Port D	DDPD_CTRLDATA	Pull up to 3.3 V with 2.2-k Ω $\pm$ 5% resistor	No Connect

Security Classification	Compal Secret Data			Compal Electronics, Inc. PCH (1/7) SATA,DDC,PCIE		
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.3
					LA-F611P	
				Date:	Thursday, March 22, 2018	Sheet 16 of 78



Update OK




Main Func = PCH




Update OK




USB20_COMP
50ohm single-ended and as short as possible
Spacing=15 mils
Max length= 1000 mils



USB3.0 Port1






USB3.0 Port2



Reserve for EMI
ESPL_CLK CC57 2 1 12P_0402_50V8J

Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
High Speed I/O (HSIO) Type and Lane	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	USB3.1 Gen1/Gen2 #7	USB3.1 Gen1/Gen2 #8	USB3.1 Gen1/Gen2 #9	USB3.1 Gen1/Gen2 #10	PCIe #1	PCIe #2	PCIe #3	PCIe #4	PCIe #5	PCIe #6	PCIe #7	PCIe #8	PCIe #9	PCIe #10	PCIe #11	PCIe #12	PCIe #13	PCIe #14	PCIe #15	PCIe #16	PCIe #17	PCIe #18	PCIe #19	PCIe #20
Intel® RST Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support


Main Func = PCH



This signal has a weak internal pull-down.
0 = 38.4/19.2MHz XTAL frequency selected. (Default)
1 = 24MHz XTAL frequency selected.






Notes:

1. The internal pull-down is disabled after RSMRST# de-asserts.
2. This signal is in the primary well.



The signal has a weak internal pull-down
 0 = VCCSPI is connected to 3.3V rail
 1 = VCCSPI is connected to 1.8V rail
 Note: If VCCSPI is connected to 1.8V rail, this pin
 strap must be a '1' for the proper functionality
 of the SPI (Flash) I/Os






RH93 2 1 10K 0402 5% GPP_J9



Security Classification	Compal Secret Data			Compal Electronics, Inc. Title PCH (5/7) I2C,GPIO,CNVI		
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Size	Document Number	Rev 0.3
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-F611P Date: Thursday, March 22, 2018 Sheet 20 of 78		





+1.05V LDO




Security Classification		Compal Secret Data		Compal Electronics, Inc. PCH (6/7) POWER		
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				LA-F61P		0.3
				Date:	Thursday, March 22, 2018	Sheet 21 of 78

Main Func = PCH





TPM@, cTPM@







Main Func = RTC


GEN9@






Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2016/01/06		Deciphered Date		2017/01/06		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						TPM/RTC/Screw Holes					
						Size		Document Number		Rev.	
						LA-F611P				0.3	
Date: Thursday, March 22, 2018						Sheet 23		of 78			







Layout Note:
Speaker trace width >40mil @ 2W4ohm speaker power



Speaker



CONN Pin	Net name
Pin1	SPK_R+
Pin2	SPK_R-
Pin3	SPK_L+
Pin4	SPK_L-




Place on the moat between GND & GNDA.

Main Func = Audio Jack

ESD@


Universal Jack
(Global Headset Jack + mic phone in + line in support)



Main Func = Audio Jack


EMI@, @ESD@, ESD@

Universal Jack
(Global Headset Jack + mic phone in + line in support)




Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Audio Jack	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-F611P	Rev 0.3
				Date:	Thursday, March 22, 2018
				Sheet	25 of 78


Main Func = USB3.0 Port1



Main Func = USB2.0 Port2 + Card Reader+Power BTN on IO/B




Main Func = USB3.0 Port2






Security Classification	Compal Secret Data			
Issued Date	2016/01/06	Deciphered Date	2017/01/06	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MUST NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT WITHOUT EXPRESS AUTHORIZATION BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title USR3.0 & I/O Doc. No. LA-F61P	
			Date: <u>Friday, March 24, 2018</u>	Rev. <u>0.3</u>
			Sheet <u>27</u> of <u>78</u>	

Main Func = Finger Printer



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Finger Print		
				Size	Document Number	Rev
				LA-F611P		
Date:				Thursday, March 22, 2018	Sheet	28 of 78

Main Func = CAM




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	LCD/Camera/Mic LA-661P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number		
Date: Thursday, March 22, 2018				Sheet 29	of 78	Rev 0.3

Main Func = Battery LED

Low actived from KBC GPIO


Need to confirm with Reno, this pin is push pull

BJT
R1: 47 K
R2: 10 K






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2016/01/06	Deciphered Date	2017/01/06	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Power Button/LED			Rev
		LA-F611P			0.3
		Date:	Thursday, March 22, 2018	Sheet	30 of 78

Main Func = HDD&FFS




CONN		FFC
GND	S1	1
A+	S2	2
A-	S3	3
GND	S4	4
B-	S5	5
B+	S6	6
GND	S7	7
DEVS_L_P	P3	
5V	P7	10
5V	P8	11
5V	P9	12
GND	P10	
Device Activity	P11	

Update OK





+LAN_VDD33 Rising time (10%-90%) need
>0.5mS and <100mS.




LAN Chip (10/100/1000M & 10/100M co-layout)

RTL8111H-CG	RTL8106E-CG
SA000088P00	SA000065Y00
LDO mode	LDO mode
10/100/1000M	10/100M




LAN Transformer (10/100/1000M & 10/100M co-layout)








Layout note:
30 mil spacing between MDI differential pairs.

Layout note:
30 mil spacing between MDI differential pairs.


	1.0V Source	RL1	CL15	CL18	CL19	CL20	CL8
RTL8111H-CG RTL8116-CGT (71.08111.U03)	LDO	0	0	0	0	0	X
RTL8106E-CG (071.08106.U003)	LDO	X	X	X	X	X	0




+5VALW to +5VS
+3VALW to +3VS




+3V_PCH_PRIM Load Switch




+1.2V_DDR Enable



+VCCIO Enable




+VCCST Load Switch



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	DC/DC(2/2)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-F611P	0.3
				Date:	Thursday, March 22, 2018	Sheet 37 of 78

PRIMARY CMC CONN.



Reserved

Update OK












Table 13. Factory Device Configuration Selection

DIV_min	DIV_max	Factory Device Configuration	Description
0.75	1.00	7	Infinite boot retry from Flash to Host I/F cycles.






Table 13. Factory Device Configuration Selection

DIV_min	DIV_max	Factory Device Configuration	Description
0.75	1.00	7	Infinite boot retry from Flash to Host I/F cycles.








Table 13. Factory Device Configuration Selection

DIV_min	DIV_max	Factory Device Configuration	Description
0.75	1.00	7	Infinite boot retry from Flash to Host I/F cycles.










Main Func = Thunderbolt

Update OK



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2016/01/06		Deciphered Date	
		2017/01/06		Title	
				Thunderbolt (1/2)	
				Size	
				Document Number	
				LA-F611P	
				Rev	
				0.3	
				Date:	
				Thursday, March 22, 2018	
				Sheet	
				41 of 78	

5
Main Func = Retimer







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Re-Timer 8409A	
				Size	Document Number
				LA-F611P	
Date: Thursday, March 22, 2018				Sheet	43 of 78


Main Func = HDMI

Place close to JHDMI1



HDMI conn



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI	
Size		Document Number			Rev
Date:		Thursday, March 22, 2018			0.3
Sheet		44 of 78			




Timing Diagram for S5 to S0 mode




Security Classification	Compel Secret Data		Compel Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAEL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR AUTHORIZED BY COMPAEL ELECTRONICS, INC. NO PART OF THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAEL ELECTRONICS, INC.			POWER SEQUENCE	
			Doc Number LA-6611P	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRETS AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Main Func = GPU



16.2.1 JTAG Support


JTAG support is available for all N17x GPUs to support test and debug. NVIDIA GPUs require a 10 kΩ pull-down resistor on the JTAG_TRST_N pin.

16.2 TEST MODE



By default, pull-down the TESTMODE pin (pin name is NVJTAG_SEL in some N17x pinouts) to GND with a 10 kΩ resistor. For ICT/boundary scan requirements, contact your NVIDIA AE.


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N17P-G1(2/9)eDP/HDMI/mDP	
Size		Document Number		Rev	
		LA-F611P		0.3	
Date:		Thursday, March 22, 2018		Sheet 49 of 78	

Main Func = GPU





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N17P-G1(3/9)Power	
				Size	Document Number
				LA-F611P	
Date: Thursday, March 22, 2018				Sheet	50 of 78
					Rev 0.3





Memory Partition A- Lower 32 bit






Row Index	Strap Pins			Resulting SIOX_EXPOSED Enable/Enablers			
	ROM_IO	ROM_S1	ROM_SCLX	SIOX1_EXPOSED	SIOX2_EXPOSED	SIOX3_EXPOSED	SIOX4_EXPOSED
15	L	L	L	ENABLED	ENABLED	ENABLED	ENABLED
14	L	L	L	ENABLED	ENABLED	ENABLED	disabled
14	L	L	H	L	ENABLED	ENABLED	disabled
F2	L	L	H	H	ENABLED	ENABLED	disabled
8	H	H	H	ENABLED	disabled	disabled	disabled
8	H	L	H	disabled	disabled	disabled	disabled
0	H	L	L	disabled	disabled	disabled	disabled
	All	K	X	(Reserved; do not configure)			
	All	X	X	(Reserved)			


Strap Pins ^{See Note}			RAMCFG Setting Number
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)
L	H	H	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)
H	H	L	6 (0x0006)
H	H	H	7 (0x0007)
L	L	M	8 (0x0008)
L	M	L	9 (0x0009)
L	M	H	10 (0x000A)
L	H	M	11 (0x000B)
M	L	L	12 (0x000C)
M	L	H	13 (0x000D)

Strap Pins ^{Note 1}			Functions Selected by This Strapping			
STRAP5	STRAP4	STRAP3	SM8_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	0	0
L	H	H	0	0	0	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1
L	L	M	1	0	0	0
L	M	L	1	0	0	1
L	M	H	1	0	1	0
L	H	M	1	0	1	1
M	L	L	1	1	0	0
M	L	H	1	1	0	1
M	H	L	1	1	1	0
M	H	H	1	1	1	1


Assembly Configuration		Part No.	Part Name	Part Description	Part Status	Part Type	Part Category	Part Subcategory	Part Material	Part Quantity	Part Unit	Part Price	Part Cost	Part Value	Part Weight	Part Volume	Part Area	Part Length	Part Width	Part Height	Part Thickness	Part Diameter	Part Radius	Part Angle	Part Tolerance	Part Finish	Part Treatment	Part Coating	Part Plating	Part Polishing	Part Grinding	Part Bore	Part Hole	Part Slot	Part Groove	Part Fillet	Part Chamfer	Part Bevel	Part Flange	Part Rib	Part Boss	Part Mount	Part Bracket	Part Base	Part Cap	Part Plug	Part Pin	Part Nail	Part Screw	Part Bolt	Part Nut	Part Washer	Part Gasket	Part Seal	Part O-ring	Part Hose	Part Wire	Part Cable	Part Tube	Part Pipe	Part Valve	Part Switch	Part Button	Part Knob	Part Lever	Part Handle	Part Foot	Part Wheel	Part Gear	Part Pulley	Part Belt	Part Chain	Part Sprocket	Part Roller	Part Track	Part Guide	Part Roller	Part Wheel	Part Tire	Part Spring	Part Shock	Part Brake	Part Clutch	Part Transmission	Part Engine	Part Motor	Part Pump	Part Compressor	Part Fan	Part Blower	Part Heater	Part Cooler	Part Filter	Part Valve	Part Actuator	Part Solenoid	Part Relay	Part Transformer	Part Capacitor	Part Resistor	Part Diode	Part Transistor	Part IC	Part PCB	Part Wire	Part Cable	Part Tube	Part Pipe	Part Valve	Part Switch	Part Button	Part Knob	Part Lever	Part Handle	Part Foot	Part Wheel	Part Gear	Part Pulley	Part Belt	Part Chain	Part Sprocket	Part Roller	Part Track	Part Guide	Part Roller	Part Wheel	Part Tire	Part Spring	Part Shock	Part Brake	Part Clutch	Part Transmission	Part Engine	Part Motor	Part Pump	Part Compressor	Part Fan	Part Blower	Part Heater	Part Cooler	Part Filter	Part Valve	Part Actuator	Part Solenoid	Part Relay	Part Transformer	Part Capacitor	Part Resistor	Part Diode	Part Transistor	Part IC	Part PCB	Part Wire	Part Cable	Part Tube	Part Pipe	Part Valve	Part Switch	Part Button	Part Knob	Part Lever	Part Handle	Part Foot	Part Wheel	Part Gear	Part Pulley	Part Belt	Part Chain	Part Sprocket	Part Roller	Part Track	Part Guide	Part Roller	Part Wheel	Part Tire	Part Spring	Part Shock	Part Brake	Part Clutch	Part Transmission	Part Engine	Part Motor	Part Pump	Part Compressor	Part Fan	Part Blower	Part Heater	Part Cooler	Part Filter	Part Valve	Part Actuator	Part Solenoid	Part Relay	Part Transformer	Part Capacitor	Part Resistor	Part Diode	Part Transistor	Part IC	Part PCB	Part Wire	Part Cable	Part Tube	Part Pipe	Part Valve	Part Switch	Part Button	Part Knob	Part Lever	Part Handle	Part Foot	Part Wheel	Part Gear	Part Pulley	Part Belt	Part Chain	Part Sprocket	Part Roller	Part Track	Part Guide	Part Roller	Part Wheel	Part Tire	Part Spring	Part Shock	Part Brake	Part Clutch	Part Transmission	Part Engine	Part Motor	Part Pump	Part Compressor	Part Fan	Part Blower	Part Heater	Part Cooler	Part Filter	Part Valve	Part Actuator	Part Solenoid	Part Relay	Part Transformer	Part Capacitor	Part Resistor	Part Diode	Part Transistor	Part IC	Part PCB	Part Wire	Part Cable	Part Tube	Part Pipe	Part Valve	Part Switch	Part Button	Part Knob	Part Lever	Part Handle	Part Foot	Part Wheel	Part Gear	Part Pulley	Part Belt	Part Chain	Part Sprocket	Part Roller	Part Track	Part Guide	Part Roller	Part Wheel	Part Tire	Part Spring	Part Shock	Part Brake	Part Clutch	Part Transmission	Part Engine	Part Motor	Part Pump	Part Compressor	Part Fan	Part Blower	Part Heater	Part Cooler	Part Filter	Part Valve	Part Actuator	Part Solenoid	Part Relay	Part Transformer	Part Capacitor	Part Resistor	Part Diode	Part Transistor	Part IC	Part PCB	Part Wire	Part Cable	Part Tube	Part Pipe	Part Valve	Part Switch	Part Button	Part Knob	Part Lever	Part Handle	Part Foot	Part Wheel	Part Gear	Part Pulley	Part Belt	Part Chain	Part Sprocket	Part Roller	Part Track	Part Guide	Part Roller	Part Wheel	Part Tire	Part Spring	Part Shock	Part Brake	Part Clutch	Part Transmission	Part Engine	Part Motor	Part Pump	Part Compressor	Part Fan	Part Blower	Part Heater	Part Cooler	Part Filter	Part Valve	Part Actuator	Part Solenoid	Part Relay	Part Transformer	Part Capacitor	Part Resistor	Part Diode	Part Transistor	Part IC	Part PCB	Part Wire	Part Cable	Part Tube	Part Pipe	Part Valve	Part Switch	Part Button	Part Knob	Part Lever	Part Handle	Part Foot	Part Wheel	Part Gear	Part Pulley	Part Belt	Part Chain	Part Sprocket	Part Roller	Part Track	Part Guide	Part Roller	Part Wheel	Part Tire	Part Spring	Part Shock	Part Brake	Part Clutch	Part Transmission	Part Engine	Part Motor	Part Pump	Part Compressor	Part Fan	Part Blower	Part Heater	Part Cooler	Part Filter	Part Valve	Part Actuator	Part Solenoid	Part Relay	Part Transformer	Part Capacitor	Part Resistor	Part Diode	Part Transistor	Part IC	Part PCB	Part Wire	Part Cable	Part Tube	Part Pipe	Part Valve	Part Switch	Part Button	Part Knob	Part Lever	Part Handle	Part Foot	Part Wheel	Part Gear	Part Pulley	Part Belt	Part Chain	Part Sprocket	Part Roller	Part Track	Part Guide	Part Roller	Part Wheel	Part Tire	Part Spring	Part Shock	Part Brake	Part Clutch	Part Transmission	Part Engine	Part Motor	Part Pump	Part Compressor	Part Fan	Part Blower	Part Heater	Part Cooler	Part Filter	Part Valve	Part Actuator	Part Solenoid	Part Relay	Part Transformer	Part Capacitor	Part Resistor	Part Diode	Part Transistor	Part IC	Part PCB	Part Wire	Part Cable	Part Tube	Part Pipe	Part Valve	Part Switch	Part Button	Part Knob	Part Lever	Part Handle	Part Foot	Part Wheel	Part Gear	Part Pulley	Part Belt	Part Chain	Part Sprocket	Part Roller	Part Track	Part Guide	Part Roller	Part Wheel	Part Tire	Part Spring	Part Shock	Part Brake	Part Clutch	Part Transmission	Part Engine	Part Motor	Part Pump	Part Compressor	Part Fan	Part Blower	Part Heater	Part Cooler	Part Filter	Part Valve	Part Actuator	Part Solenoid	Part Relay	Part Transformer	Part Capacitor	Part Resistor	Part Diode	Part Transistor	Part IC	Part PCB	Part Wire	Part Cable	Part Tube	Part Pipe	Part Valve	Part Switch
------------------------	--	----------	-----------	------------------	-------------	-----------	---------------	------------------	---------------	---------------	-----------	------------	-----------	------------	-------------	-------------	-----------	-------------	------------	-------------	----------------	---------------	-------------	------------	----------------	-------------	----------------	--------------	--------------	----------------	---------------	-----------	-----------	-----------	-------------	-------------	--------------	------------	-------------	----------	-----------	------------	--------------	-----------	----------	-----------	----------	-----------	------------	-----------	----------	-------------	-------------	-----------	-------------	-----------	-----------	------------	-----------	-----------	------------	-------------	-------------	-----------	------------	-------------	-----------	------------	-----------	-------------	-----------	------------	---------------	-------------	------------	------------	-------------	------------	-----------	-------------	------------	------------	-------------	-------------------	-------------	------------	-----------	-----------------	----------	-------------	-------------	-------------	-------------	------------	---------------	---------------	------------	------------------	----------------	---------------	------------	-----------------	---------	----------	-----------	------------	-----------	-----------	------------	-------------	-------------	-----------	------------	-------------	-----------	------------	-----------	-------------	-----------	------------	---------------	-------------	------------	------------	-------------	------------	-----------	-------------	------------	------------	-------------	-------------------	-------------	------------	-----------	-----------------	----------	-------------	-------------	-------------	-------------	------------	---------------	---------------	------------	------------------	----------------	---------------	------------	-----------------	---------	----------	-----------	------------	-----------	-----------	------------	-------------	-------------	-----------	------------	-------------	-----------	------------	-----------	-------------	-----------	------------	---------------	-------------	------------	------------	-------------	------------	-----------	-------------	------------	------------	-------------	-------------------	-------------	------------	-----------	-----------------	----------	-------------	-------------	-------------	-------------	------------	---------------	---------------	------------	------------------	----------------	---------------	------------	-----------------	---------	----------	-----------	------------	-----------	-----------	------------	-------------	-------------	-----------	------------	-------------	-----------	------------	-----------	-------------	-----------	------------	---------------	-------------	------------	------------	-------------	------------	-----------	-------------	------------	------------	-------------	-------------------	-------------	------------	-----------	-----------------	----------	-------------	-------------	-------------	-------------	------------	---------------	---------------	------------	------------------	----------------	---------------	------------	-----------------	---------	----------	-----------	------------	-----------	-----------	------------	-------------	-------------	-----------	------------	-------------	-----------	------------	-----------	-------------	-----------	------------	---------------	-------------	------------	------------	-------------	------------	-----------	-------------	------------	------------	-------------	-------------------	-------------	------------	-----------	-----------------	----------	-------------	-------------	-------------	-------------	------------	---------------	---------------	------------	------------------	----------------	---------------	------------	-----------------	---------	----------	-----------	------------	-----------	-----------	------------	-------------	-------------	-----------	------------	-------------	-----------	------------	-----------	-------------	-----------	------------	---------------	-------------	------------	------------	-------------	------------	-----------	-------------	------------	------------	-------------	-------------------	-------------	------------	-----------	-----------------	----------	-------------	-------------	-------------	-------------	------------	---------------	---------------	------------	------------------	----------------	---------------	------------	-----------------	---------	----------	-----------	------------	-----------	-----------	------------	-------------	-------------	-----------	------------	-------------	-----------	------------	-----------	-------------	-----------	------------	---------------	-------------	------------	------------	-------------	------------	-----------	-------------	------------	------------	-------------	-------------------	-------------	------------	-----------	-----------------	----------	-------------	-------------	-------------	-------------	------------	---------------	---------------	------------	------------------	----------------	---------------	------------	-----------------	---------	----------	-----------	------------	-----------	-----------	------------	-------------	-------------	-----------	------------	-------------	-----------	------------	-----------	-------------	-----------	------------	---------------	-------------	------------	------------	-------------	------------	-----------	-------------	------------	------------	-------------	-------------------	-------------	------------	-----------	-----------------	----------	-------------	-------------	-------------	-------------	------------	---------------	---------------	------------	------------------	----------------	---------------	------------	-----------------	---------	----------	-----------	------------	-----------	-----------	------------	-------------	-------------	-----------	------------	-------------	-----------	------------	-----------	-------------	-----------	------------	---------------	-------------	------------	------------	-------------	------------	-----------	-------------	------------	------------	-------------	-------------------	-------------	------------	-----------	-----------------	----------	-------------	-------------	-------------	-------------	------------	---------------	---------------	------------	------------------	----------------	---------------	------------	-----------------	---------	----------	-----------	------------	-----------	-----------	------------	-------------

SMB_ALT_ADDR	
Low	Single GPU
High	Dual GPU
DEVID_SEL	
Low	Original Device ID
High	Re-brand Device ID
VGA_DEVICE	
Low	3D Device
High	VGA Device
PCIE_CFG	
Low	Normal signal swing
High	Reduce the signal amplitude







GPU Power Up Sequence



GPU Power Down Sequence



GPU GC6 Entry/Exit Sequence



Optimus Sequence



Table 8.2 GC6 2.1-Entry/Exit Sequence Timing Parameters


Symbol	Description	Min	Max	Units
T0	GPU_PEX_RST# assertion period	0.001	N/A	ms
T1	IVE_MAIN_EN assertion to all power rails up and stable	0.04	4	ms

Table 8.1 Optimus Timing Parameters


Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PEX_RST#	0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0	5	ms

MODEL NAME : CALXX/CALXX
PCB NO : LA-F611P


Bom
Structure




X76 : S4G@ X76XXXXXLXX
Samsung 4G



X76 : M4G@ X76XXXXXLXX
Micron 4G



X76 : H4G@ X76XXXXXLXX
Hynix 4G



Samsung 4G

Ref. RVL first	VRAM Config		
RVL Config	STRAP2	STRAP1	STRAP0
0	L	L	L

Micron 4G

Ref. RVL first	VRAM Config		
RVL Config	STRAP2	STRAP1	STRAP0
1	L	L	H

Hynix 4G

Ref. RVL first	VRAM Config		
RVL Config	STRAP2	STRAP1	STRAP0
2	L	H	L

Table 5.2 RAMCFG

Strap Pins see Note			RAMCFG Setting Number
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)
L	H	H	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)
H	H	L	6 (0x0006)
H	H	H	7 (0x0007)
L	L	M	8 (0x0008)
L	M	L	9 (0x0009)
L	M	H	10 (0x000A)
L	H	M	11 (0x000B)
M	L	L	12 (0x000C)
M	L	H	13 (0x000D)

Table 3. N17P-G0/-G1 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Mx32	1.35V and 1.5V ¹	Samsung	K4G80325FB-HC28	B-die	0x0	Gbps	N/A	Full	Production ready
			Samsung	K4G80325FB-HC25	B-die	0x0	Gbps	N/A	N/A	Substitution allowed with waiver ²
			Micron	MT51J256M32HF-70-A	A-die	0x1	Gbps	N/A	Full	Production ready
			Micron	MT51J256M32HF-80-B	A-die	0x1	Gbps	N/A	N/A	Substitution allowed with waiver ²
			Hynix	H5GC8H24MJR-R0C	M-die	0x2	Gbps	N/A	Full	Post production ready
			Hynix	H5GC8H24MJR-R4C	M-die	0x2	Gbps	N/A	N/A	Substitution allowed with waiver ²
4 Gb	128Mx32	1.35V and 1.5V ¹	Samsung	K4G41325FE-HC28	E-die	0x7	Gbps	N/A	Full	Production ready
			Samsung	K4G41325FE-HC25	E-die	0x7	Gbps	N/A	N/A	Substitution allowed with waiver ²
			Hynix	H5GC4H24AJR-R0C	A-die	0x6	Gbps	N/A	Full	Production ready
			Hynix	H5GC4H24AJR-R4C	A-die	0x6	Gbps	N/A	N/A	Substitution allowed with waiver ²

Main Func = DCIN/BATT CONN

Battery Bd Side

Adapter protection
if battery removed, adaptor only, then trigger the H_PROCHOT#, keep @ in BOM since battery can not be removed by end user

Battery protection
asserts H_PROCHOT# when adaptor is unplugged, keep low for 10ms till SW PROCHOT# is issued by EC

Erp lot6 Circuit

Other component (37.1)

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
PWR DCIN/BATT CONN
LA-F611P
Rev 0.1
Date: Thursday, March 22, 2018 | Sheet 59 of 78

Adapter protection
 if battery removed, adaptor only, then trigger the H_PROCHOT#, keep @ in BOM since battery can not be removed by end user

Battery protection
 asserts H_PROCHOT# when adaptor is unplugged, keep low for 10ms till SW_PROCHOT# is issued by EC

Erp lot6 Circuit

The diagrams show the following components and connections:

- Adapter protection:** Features a pull-up resistor PR42 (100K_0402_1%) and a MOSFET PQ11 (2N7002KW_SOT323) controlled by PBTAT_PRES# and H_PROCHOT#.
- Battery protection:** Includes pull-up resistors PR36 and PR44 (1M_0402_1%), MOSFETs PQ13A and PQ13B (2N7002KW_SOT323), and a 10K_0402_1% resistor PR64. It is controlled by +DC_IN, SW_PROCHOT#, and EC_ACAT#.
- Erp lot6 Circuit:** Shows a more complex setup with multiple pull-up resistors (PR31, PR34, PR35, PR45, PR38, PR32, P022), MOSFETs PQ13A and PQ13B, and a 10K_0402_1% resistor PR64. It is controlled by HW_ACAVIN_0, POK, and +DC_IN.


Compal Electronics, Inc.

LA-F611P

0.1


Date: Thursday, March 22, 2018		Sheet 59 of 78	
--------------------------------	--	----------------	--

Main Func = Type-C PD Selector




Security Classification	Compel Secret Data			Title		
Issued Date	2016/01/06	Deciphered Date	2017/01/06	PWR Type-C PD Selector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS INFORMATION MAY NOT BE TRANSMITTED, REPRODUCED, COPIED, REPRODUCED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Size		Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS INFORMATION MAY NOT BE TRANSMITTED, REPRODUCED, COPIED, REPRODUCED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Date:		Thursday, March 22, 2018
				Sheet		60 of 78

Main Func = CHARGER




Main Func = 3.3VALW/5VALW




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR 3.3VALW/5VALW		
				LA-F611P		
				Size	Document	Number
Date: Thursday, March 22, 2018				Sheet	62	of 78

Main Func = 1.2V_DDR/+0.6V_DDR_VTT




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +1.2V_DDR/+0.6V_DDR_VTT	
				Size	Document Number
				LA-F611P	
				Date	Thursday, March 22, 2018
				Sheet	63 of 78
				Rev	0.1

Main Func = VCCIO




Main Func = 1.05VALW




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-1.05VALW	
				Size	Document Number
				LA-F611P	
Date: Thursday, March 22, 2018				Sheet	65 of 78

Main Func = +1.8V_PRIM/+2.5V_MEM




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	PWR +1.8V PRIM/+2.5V MEM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-F611P	
				Date:	Thursday, March 22, 2018
				Sheet	66 of 78
				Rev	0.1

Main Func = VCORE




+VCC_CORE
TDC PL2 :80A
Peak Current 128A
OCP Current 154A
DCR 0.9mohm +/-5%
Load Line 1.8mV/A



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	+VCC CORE Phase1&2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.1
				LA-F611P		
Date: Thursday, March 22, 2018				Sheet 68 of 78		



Main Func = CORE_Phase3&4



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2016/01/06		Title	
		Deciphered Date		+VCC_CORE Phase3&4	
				Size Document Number	
				LA-F611P	
				Rev	
				0.1	
				Date: Thursday, March 22, 2018	
				Sheet 69 of 78	

Main Func = VCCGT/+VCCSA


+VCCGT
TDC PL2 :25A
Peak Current 32A
OCP Current 39A
DCR 0.9mohm +/-5%
Load Line 2.7mV/A



+VCCSA
TDC PL2 :10A
Peak Current 11A
OCP Current 13A
DCR 6.2mohm +/-5%
Load Line 10.3mV/A

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+VCC_GT/+VCC_SA		
				Size		
				Document Number		
				LA-F611P		
				Rev		
				0.1		
				Date:		
				Thursday, March 22, 2018		
				Sheet		
				70 of 78		


Main Func = PWR_CPU DECOUPLING



Security Classification	Compal Secret Data			Compal Electronics, Inc.				
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title PWR GPU Controller				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPAL ELECTRONICS DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev		
				LA-F611P		0.1		
Date:				Thursday, March 22, 2018		Sheet		72 of 78


Main Func = +GPU_CORE Phase1&2

+GPU_CORE
TDC 59A (46+13)
Peak Current 124A (106+18)
OCP=149A
Fsw=305KHz
DCR:0.98mohm +-5%




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2016/01/06		Deciphered Date		2017/01/06		Title			
								PWR +GPU CORE Phase1&2			
								Size	Document	Number	Rev
										LA-F611P	0.1
								Date: Thursday, March 22, 2018			
								Sheet 73 of 78			

Main Func = +GPU_CORE Phase3



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +GPU CORE Phase3	
				Size	Document Number
				LA-F611P	
				Date:	Thursday, March 22, 2018
				Sheet	74 of 78
				Rev	0.1


Main Func = VGA DECOUPLING



+GPU_CORE (NVVDD)
470uF X 2
330uF X 1
22uF_0805 X 7
10uF_0603 X 9
4.7uF_0603 X 16
1uF_0402 X 8

For NV N17P latest spec

+GPU_CORE




+GPU_CORE (NVVDD)
470uF X 1
330uF X 1
22uF_0805 X 3
10uF_0603 X 7
4.7uF_0603 X 2
1uF_0402 X 5

For NV N17P latest spec

Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2016/01/06		Deciphered Date		2017/01/06		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								VGA DECOUPLING					
								Size		Document Number		Rev	
								LA-F611P		0.1			
								Date:		Thursday, March 22, 2018		Sheet 75 of 78	

Main Func = +1.35VGPUP




BOM config	GPU type	VRAM memory	VRAM vender	RVL	PRW11	PRW12
S1@ (4G)	N17P-G0/G1	256Mx32	Micron	1.35V & 1.5V	5.62K	51K
S1@ (4G)	N17P-G0/G1	256Mx32	Hynix	1.35V & 1.5V	5.62K	51K
S1@ (4G)	N17P-G0/G1	256Mx32	Samsung	1.35V & 1.5V	5.62K	51K
S2@ (3G/6G)	N17E-G1 Max-Q	128M/256M x32	Hynix	1.35V & 1.55V	4.7K	31.6K
S2@ (3G/6G)	N17E-G1 Max-Q	128M/256M x32	Samsung	1.35V & 1.55V	4.7K	31.6K

MEM_VDD_CTL	+MVDD
L	1.35V
H	1.5V/1.55V

Main Func = 1VS_GFX

+1VS_GFX
TDC 0.88A
Peak Current 1.1A
OCP current 4A



Security Classification		Compal Secret Data		Compal Electronics, Inc. PWR +1VS GFX	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				LA-F611P	
Date:	Thursday, March 22, 2018	Sheet	77	of	78

Version Change List (P. I. R. List)

Item Page# Title Date Request Owner Issue Description Solution Description Rev.

1							
2							
3							
4							
5							
6							
7							
8							