

Tesla

Schematics Document

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size

A3

Document Number

LT41

Rev

-1

Date:

Tuesday, January 20, 2015

Sheet


1

of

102

LT41 Board Block Diagram

Project code : 4PD03N010001
PCB P/N : 14217



CHARGER	
ISL95520	44
INPUTS	OUTPUTS
DCBATOUT	BT+
SYSTEM DC/DC	
TP551275	45
INPUTS	OUTPUTS
DCBATOUT	5V_Charger
	3D3V_S5
CPU DC/DC	
TP551624	46-47
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
SYSTEM DC/DC	
SYS8208A	48
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT
SYSTEM DC/DC	
TP551716	49
INPUTS	OUTPUTS
DCBATOUT	1D35V_S3
SYSTEM DC/DC	
INPUTS	OUTPUTS
SYSTEM DC/DC	
RT9198	51
INPUTS	OUTPUTS
DCBATOUT	1D5V_S0
RT8812A	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
Switches	
INPUTS	OUTPUTS
3D3V_S0	3D3V_VGA_S0
1D35V_S0	1D35V_VGA_S0
1D05V_VTT	1D05V_VGA_S0
PCB LAYER	
L1:Top	L4:Signal
L2:VCC	L5:GND
L3:Signal	L6:Bottom

RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
For the value, it can be read by the number before R. (R means resistor)
For the tolerance, it can be read from the last letter.
For the rating, we don't show on the symbol name.
For the size, R2=>0402, R3=>0603, R5=>0805,.....

CAPACITOR


Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is
Capacitor type + value + rating + size + tolerance + material
SCD1U10V2MX-1
SC=> SMT Ceramic, TC=> POS cap or SP cap
D1U => 0.1uF
10V => the voltage rating is 10V
2=> 0402, 3=>0603, 5=>0805
M=>tolerance M, K, Z
X=> X7R/X5R, Y=> Y5V
-1 => symbol version, nonsense to EE characteristic

SSID = CPU


SC

071.BROAD.0M0U	IC CPU Broadwell 2+2U D-0 4MB 2c BGA 1.6GHz 15W 1333DDR ES-2	934843 QGHA
071.BROAD.0N0U	IC CPU Broadwell 2+2U D-0 4MB 2c BGA 1.6GHz 15W 1600DDR ES-2	934844 QGHB
071.BROAD.0P0U	IC CPU Broadwell 2+2U D-0 4MB 2c BGA 1.8GHz 15W 1600DDR ES-2	934842 QGH9



ESD Request


CPU BOM CTRL




06/19 Delete ESD

12/18 add ED4003, ED4004 83.0005V.CAF
一個放前端,一個放後端

eDP Enable	1:Disable
CFG4	0:Enable



Signal Name	Description	Direction/Buffer Type
CFG[19:0]	Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. - CFG[3:0]: Reserved configuration lane. A test point may be placed on the board for these lanes. - PCI Express* Static x16 Lane Numbering Reversal. — — • CFG[4]: eDP enable 1 = Disabled 0 = Enabled [19:5]: Reserved configuration lanes. A test point may be placed on the board for these lands.	I/O GTL
CFG_RCOMP	Configuration resistance compensation.	—
FC_x	FC signals are signals that are available for compatibility with other processors. A test point may be placed on the board for these lands. Refer to the appropriate platform design guide for implementation details.	
continued...		



71.HASWE.G0U

HASWELL-6-GP-U

CFG9:

CPU BOM CTRL

NO SVID PROTOCOL CAPABLE VR CONNECTED

CFG9

1: VRS SUPPORTING SVID PROTOCOL ARE PRESENT
0: NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY



HARRIS_BEACH_REFRESH
REV 0.7
PBA: G52502-004

7.4

Reserved or Unused Signals

The following are the general types of reserved (RSVD) signals and connection guidelines:

- RSVD – these signals should not be connected
- RSVD_TP – these signals should be routed to a test point
- RSVD_NCTF – these signals are non-critical to function and may be left unconnected


BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (CFG)			
Size	Document Number	Rev	
Custom	LT41	-1	
Date:	Tuesday, January 20, 2015	Sheet	6 of 102


SSID = CPU

08/06 Change PG701-PG706 Close GAP


12/11 PG701-PG706 Change Part number
ZZ.CLOSE.001(上綠漆)





Close to CPU



Follow Intel CRB



R901 close to CPU



HSW ULT POWER

HASWELL-6GP-U
71.HASWE.G0U
CPU BOM CTRL

BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (VCC CORE)		
Size A3	Document Number LT41	Rev -1
Date: Tuesday, January 20, 2015	Sheet 7 of 102	

SSID = CPU





Table 19-1. Mapping of HDMI* signals for DDI ports

Port	Digital Display Interface Pins	CRB Digital Display Interface Signals	HDMI* Signals
Port 1	DDI1_TXP[0]	DDI1_LANE0_DP	HDMIx_TX2_DP
	DDI1_TXN[0]	DDI1_LANE0_DN	HDMIx_TX2_DN
	DDI1_TXP[1]	DDI1_LANE1_DP	HDMIx_TX1_DP
	DDI1_TXN[1]	DDI1_LANE1_DN	HDMIx_TX1_DN
	DDI1_TXP[2]	DDI1_LANE2_DP	HDMIx_TX0_DP
	DDI1_TXN[2]	DDI1_LANE2_DN	HDMIx_TX0_DN
	DDI1_TXP[3]	DDI1_LANE3_DP	HDMIx_CLK_DP
	DDI1_TXN[3]	DDI1_LANE3_DN	HDMIx_CLK_DN
	Hot plug detect used by HDMI Port 1	DDPB_HPD	DDI1_HPD_Q
	HDMI DDC lines for Port 1	DDPB_CTRLCLK	DDI1_CTRL_CLK
Port 2	DDI2_TXP[0]	DDI2_LANE0_DP	HDMIx_TX2_DP
	DDI2_TXN[0]	DDI2_LANE0_DN	HDMIx_TX2_DN
	DDI2_TXP[1]	DDI2_LANE1_DP	HDMIx_TX1_DP
	DDI2_TXN[1]	DDI2_LANE1_DN	HDMIx_TX1_DN
	DDI2_TXP[2]	DDI2_LANE2_DP	HDMIx_TX0_DP
	DDI2_TXN[2]	DDI2_LANE2_DN	HDMIx_TX0_DN
	DDI2_TXP[3]	DDI2_LANE3_DP	HDMIx_CLK_DP
	DDI2_TXN[3]	DDI2_LANE3_DN	HDMIx_CLK_DN
	Hot plug detect used by HDMI Port 2	DDPC_HPD	DDI2_HPD_Q
	HDMI DDC lines for Port 2	DDPC_CTRLCLK	DDI2_CTRL_CLK

SSID = CPU




BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	
-------	--


CPU (VSS)		
Size A3	Document Number LT41	Rev -1

Date: Tuesday, January 20, 2015 Sheet 9 of 102





01/16 C1036 DY


For Intel Recommend EE Part
 10/19 Change C1008, C1009 to RC1008, RC1009 (2.2uF to 33pF)
 10/19 add RC1010, RC1011 18pF



12/18 PC1013 改為EC1013 FOR EMI, 1uF 上件
 12/18 PC1022 改為EC1022 FOR EMI, 1uF 上件



For Intel Recommend EE Part




For EMC Recommend

BOM1


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CPU (Power CAP1)	
Size	Document Number
A4	LT41
Date:	Tuesday, January 20, 2015
Sheet	10 of 102
Rev	-1

擺放電容的位置請參考Page 21
每個位置如下


MAX: 1.92A




C1102;C1103
放置 pin K9 L10




C1108 ;C1109 ;C1113
放置 pin B18




C1104 ;C1106 ;C1114
放置 pin B11




C1135;C1136;C1137
放置 pin AG10




C1116放置 pin AC9




C1101 放置 pin V8
C1119 放置 pin K14
10/19 add RC1101 DY




C1118;C1120;C1121
放置 pin A20




C1111;C1115;C1117
放置 pin J18



C1144;C1112
放置 pin AE9



C1110 放置 pin J11
C1134 C1141 放置 pin J11, AE8



C1122;C1123;C1124
放置 pin AA21

BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (Power CAP2)		
Size	Document Number	Rev
Custom	LT41	-1
Date:	Tuesday, January 20, 2015	Sheet 11 of 102

SSID = MEMORY

5	4	3	2	1
D				D
C				C
B				B
A				A

BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved) SODIMM SODIMM4		
Size A4	Document Number LT41	Rev -1
Date: Tuesday, January 20, 2015		Sheet 14 of 102




Table 17-11. DDI Disabling and Termination Guidelines

Port	Strap	How to Enable Port?	How to Disable Port?
Port 1	DDPB_CTRLDATA	Pull up to 3.3 V with 2.2-k W $\pm 5\%$ resistor	No Connect
Port 2	DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-k W $\pm 5\%$ resistor	No Connect

The following table lists connection details for the digital display signals when Broadwell processor graphics is disabled. When Broadwell processor graphics is not implemented on the platform, the digital display interface must also be disabled in BIOS. Refer to the BIOS specification on how to disable the respective display interfaces.

Table 17-12. DDI Disabling and Termination Connections

Pin Name	Recommendation
DDPB_AUXP DDPC_AUXP	No Connect
DDPB_AUXN DDPC_AUXN	No Connect
DDPB_HPD DDPC_HPD	No Connect
DDI1_TXP[3:0] DDI2_TXP[3:0]	No Connect
DDI1_TXN[3:0] DDI2_TXN[3:0]	No Connect
DDPB_CTRLCLK DDPB_CTRLDATA	No Connect
DDPC_CTRLCLK DDPC_CTRLDATA	No Connect

BOM1

SSID = PCH

USB2.0 Table

Pair	Device
0	USB3.0 Port 1 (USB_OC#0)
1	USB3.0 Port 2 (with Debug Function) (USB_OC#1)
2	NC
3	Camera
4	USB2.0 Port 4 (USB_OC#2)
5	WLAN(Bluetooth)
6	NC
7	Panel Touch


USB3.0 Table

Pair	Device
1	USB3.0 Charger Port 1
2	USB3.0 Port 2
3	Reserved
4	USB3.0 Card Reader Port 2

USB3.0 SKT1

USB3.0 SKT2

Figure 15-1. Legacy EHCI USB Ports Mapping



BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

Title

CPU (PCI/USB)

Size
A3


Document Number

LT41

Date: Tuesday, January 20, 2015

Sheet 16 of 102

Rev
-1



71.HASWE.G0U

CPU BOM CTRL

PCIe Table

Pair	Device
1	Reserved
2	Reserved
3	WLAN
4	LAN
5	GPU
6	Reserved

SC USB3.0 Card Reader





Table 1-3. Broadwell U PCH-LP SKUs—Flexible I/O Map

SKU	High Speed I/O Ports													
	Port 1	Port 2	Port 3	Port 4	Port 5	Port 6	Port 7	Port 8	Port 9	Port 10	Port 11	Port 12	Port 13	Port 14
Premium	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5 Lane 0 SSD	PCIe* Port 5 Lane 1 SSD	PCIe* Port 5 Lane 2	PCIe* Port 5 Lane 3	SATA 6Gb/s Port 3	SATA 6Gb/s Port 2	SATA 6Gb/s Port 1	SATA 6Gb/s Port 0
Base	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5 Lane 0 SSD	PCIe* Port 5 Lane 1 SSD	PCIe* Port 5 Lane 2	PCIe* Port 5 Lane 3	PCIe* Port 6 Lane 0 SSD	PCIe* Port 6 Lane 1 SSD	PCIe* Port 6 Lane 2	PCIe* Port 6 Lane 3

SSID = PCH



```
08/05 add SENSOR_HUB_INT#
```

SSID = PCH


X1901 32D768KHZ BDW U SPEC:

32 Real Time Clock (RTC) Design Guidelines

Note: Unless otherwise indicated, this content pertains to Broadwell-U, Broadwell-Y and Broadwell-E chip platforms. Information relating specifically to one platform only (Broadwell-U, Broadwell-Y or Broadwell-E) will be marked with "BDW-U", "BDW-Y" or "BDW-E" in paragraph margins as appropriate.


Note: Has Crystal 32k - 50k Ohm

The PCH contains a real time clock (RTC) with 256 bytes of battery-backed SRAM. The internal RTC module provides two key functions: keeping date and time and storing system data in its RAM when the system is powered down.



Flash Descriptor Security Override

HDA_SDOOUT	Low = Default High = Enable
------------	--------------------------------



Crystal 27MHz

MAIN	HASONIC	82.30001.G11	78.5R074.1FL
2ND	SEIKO	82.30001.G01	78.3R074.1FL

10/22 C1902, C1901 Haswell 用6pF (78.6R074.1FL), Broadwell 5pF

Table 1-3. Broadwell U PCH-LP SKUs—Flexible I/O Map




SKU	High Speed I/O Ports													
	Port 1	Port 2	Port 3	Port 4	Port 5	Port 6	Port 7	Port 8	Port 9	Port 10	Port 11	Port 12	Port 13	Port 14
Premium	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5 Lane 0	PCIe* Port 5 Lane 1	PCIe* Port 5 Lane 2	PCIe* Port 5 Lane 3	SATA 6Gb/s Port 3	SATA 6Gb/s Port 2	SATA 6Gb/s Port 1	SATA 6Gb/s Port 0
			PCIe* Port 1 SSD	PCIe* Port 2 SSD							PCIe* Port 6 Lane 0 SSD	PCIe* Port 6 Lane 1 SSD	PCIe* Port 6 Lane 2	PCIe* Port 6 Lane 3
Base	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5 Lane 0	PCIe* Port 5 Lane 1	PCIe* Port 5 Lane 2	PCIe* Port 5 Lane 3	PCIe* Port 6 Lane 0 SSD	PCIe* Port 6 Lane 1 SSD	SATA 6Gb/s Port 1	SATA 6Gb/s Port 0
			PCIe* Port 1 SSD	PCIe* Port 2 SSD										

2.1

PCIe SSD

PCIe SSD is one of the new features in Broadwell (2014) platform. In Haswell (2013) platform, only SATA-based SSD is supported. Moving SSD to PCIe gives better SSD performance over previous generation. M.2 Socket 2 supports both SATA and PCIe based SSDs. Figure below shows the configuration of High Speed I/Os in 2013/2014 PCH. The Haswell board can be made ready for both, the optional PCIe SSD and SATA SSD, by routing PCIe Port 6 Lane 0 and Lane 1 to the M.2 Socket 2 connector. For details on M.2 signals and pins for SATA and PCIe, please refer to Documentation Table below, M.2 row.

2-1. Configuration of High Speed I/Os in 2013/2014



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron BOM permission

偉創資通 Wistron Corporation	
21F, 8R, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 321, Taiwan, R.O.C.	
Title CPU (RTC/LPC/SATA/HDA)	
Size Custom	Document Number LT41
Date: Tuesday, January 20, 2015	Sheet 19 of 102

SSID = PCH

Thermal

Thermal
NCT7718: 1
Thermal VD : 0

NCT7718&TV

SKU	Fun./Location	7718/TV
SKU1,2	R2037	ASM
SKU3	R2036	ASM

SB

08/06 add SENSOR_HUB_INT#

08/14 add NFC Detect pin

08/05 add SENSOR_HUB_INT#

Default:Low

UMA&OPS

UMA&OPS

SKU	Fun./Location	UMA/DIS
SKU1	R2013	ASM
SKU2~5	R2014	ASM

CPU1J

HSW_ULT_DDR3L

10 OF 19


HASWELL-6-GP-UJ
71.HASWE.G0U

CPU BOM CTRL

PU	PD	6SPI0_MOSI_BB50_R(SSD_PWR)
		RESERVED
		SPI BUS

08/13 add NFC Detect Pin

TOUCH&VRAM



VRAM SINGLE&DUAL
SKU2, SKU3 SKU4, SKU5

Fun./Location	SINGLE	DUAL
R2021	ASM	DY
R2022	DY	ASM

TOUCH

Fun./Location	TOUCH	NON TOUCH
R2019	ASM	DY
R2020	DY	ASM


VRAM 900MHZ&1000MHZ

Fun./Location	900MHZ	1000MHZ
R2032	ASM	DY
R2033	DY	ASM


BOM1

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (GPIO/MISC)		
Size	Document Number	Rev
Custom	LT41	-1
Date	Tuesday, January 20, 2015	Sheet 20 of 102



CPU BOM CTRL





CPU BOM CTRL

BOM1


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU (RSVD)			
Size	Document Number	Rev	
Custom	LT41	-1	
Date:	Tuesday, January 20, 2015	Sheet	22 of 102

SSID = PCH




BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU (VSS)			
Size	Document Number		Rev
Custom	LT41		-1
Date:	Tuesday, January 20, 2015		Sheet 23 of 102




SSID = Flash.ROM

SPI ROM Equal length need to less than 500mil



Don't use MXIC 72.25647.00A

SSID = RBATT**SSID = RBATT**

SSID = Thermal

Thermal sensor NCT 7718W

Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.

2.System Sensor, Put on palm rest

Close to Thermal sensor

3D3V_AUX_KBC

TBD

Note: Need R1717 PD: Enable Thermal VD Fun.
Note: (1) VD_IN1 for System sensor
(2) VD_IN2 for CPU sensor


Close to CPU chips

Close to KBC chips

Thermal config

Function LOCATION	Thermal VD	NCT7718W
U2601	DY	ASM
Q2601	DY	ASM
Q2602	DY	ASM
RN2601	DY	ASM
R2601	DY	ASM
R2605	DY	ASM
C2601	DY	ASM
C2602	DY	ASM
C2603	DY	ASM
R2610	ASM	DY
R2619	ASM	DY
R2615	ASM	DY
R2616	ASM	DY
R2612	ASM	DY
R2620	ASM	DY
R2624	ASM	DY
R2625	ASM	DY
C2615	ASM	DY
C2617	ASM	DY
C2616	ASM	DY
C2618	ASM	DY
D2603	ASM	DY
R1717	ASM	DY

Layout 15 mil



07/31 C2604 Change part number 78.47523.5BL to 78.47522.L4L,
值为4.uF, 0805, 不同的是25V

24 FAN1_PWM >>>

FAN_TACH1_C

5V_FAN_S0

3D3V_S0

R2614

10K02J-L-GP

5V_FAN_S0

R2613

10K02J-L-GP

83.R5003.H8H

2nd = 83.R5003.C8F

10/27 R2617 DY改上件

12/18 R2617 Change to Short PAD

DY

R2618

0R2J-L-GP

1 R2617 2

0R0402-PAD

D2603

BAW56-5-GP

83.00056.Q11

2nd = 75.00056.07D

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

DY

T8=85 degree

ALERT# /T CRIT#
Pull-up Resistor

R5	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
77°C	87°C	97°C	107°C	117°C	
79°C	89°C	99°C	109°C	119°C	
81°C	91°C	101°C	111°C	121°C	
83°C	93°C	103°C	113°C	123°C	
85°C	95°C	105°C	115°C	125°C	


T_CRIT temperature strapping point



BOM1

緯創資通 Wistron Corporation
21F, 6B, Sec.1, Hsin Ta Wu Rd., Hsinchu,
Taippei Hsien 221, Taiwan, R.O.C.

File	Document Number	Rev
Thermal 7718/Fan Controller P2793	LT41	-1
Size	Document Number	Rev
A2	LT41	-1
Date:	Tuesday, January 20, 2015	Sheet 26 of 102



U2701

HP/LINE1_JD/JD1
MIC2/LINE2_JD/JD2
SPDIF0/FRONT_JD/JD3/GPIO3

GPIO0/DMIC_DATA
GPIO1/DMIC_CLK
SPDIF_OUT/GPIO2

SDATA_OUT
SDATA_IN

DC_DET

BCLK
SYNC

VREF
CPVEE

CBN
CBP

LDO1_CAP
LDO2_CAP
LDO3_CAP

LINE1_VREF0_L
LINE1_VREF0_R
MIC2_VREF0

AVSS1
AVSS2

RESET#
PD#

GND

ALC233-VB2-CGT-CP

AUD_3VD

HP_DET# 29,66

ALC_AGN


DMIC_DATA 55
DMIC_CLK 55

HDA_CODEC_SDOUT 19
HDA_SDINO 19

HDA_CODEC_BITCLK 19
HDA_CODEC_SYNC 19

ALC_AGN


2K2R2F-GP SLEEVE
2K2R2F-GP RING2






BOM1	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Audio Codec ALC233(Reserved)	
Size	Document Number
A2	LT41
Date	Rev
Tuesday, January 20, 2015	-1
Sheet 26 of 102	

INTERNAL STEREO SPEAKERS






Place these EMI components close to speaker connector.

Only needed if speaker connector is physically far from audio codec. When in doubt, it's always a good idea to have population option.




08/12 SPK1 20.F2348.007 Change to 20.F1621.004

06/12 SPK1 原本為4Pin, 換7 pin 接 Hall Sensor 訊號



Place these EMI components close to speaker connector.

Only needed if speaker connector is physically far from audio codec. When in doubt, it's always a good idea to have population option.




BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			MIC/SPEAKER/AUDIO JACK	
Size	Document Number	LT41		Rev
Custom				-1
Date:	Tuesday, January 20, 2015	Sheet	29	of 102

5	4	3	2	1
D				D
C				C
B				B
A				A
			BOM1	
			緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
			Title Audio Jack_ (Reserved)	
			Size Custom	Document Number LT41
			Date: Tuesday, January 20, 2015	Rev -1
			Sheet 30	of 102
5	4	3	2	1

10/100M/1000M Lan Transformer




1000M Lan Transformer pin define


Part Number	Insertion Loss (dB Max) 1-100MHz	Return loss (dB MIN @100MHz)			
IH-106-A	-1.0	-18	-14.4	-13.1	

SCHEMATICS :

Pin Define



LAN Connector



022.10001.00A1


2nd = 022.10001.0571

08/13 RJ45 22.10019.141 Change to 022.10001.00A1

RJ45 Pin define

Pin	Description	10base-T	100Base-T	1000Base-T
1	Transmit Data+ or BiDirectional	TX+	TX+	BL_DA+
2	Transmit Data- or BiDirectional	TX-	TX-	BL_DA-
3	Receive Data+ or BiDirectional	RX+	RX+	BL_DB+
4	Not connected or BiDirectional	n/c	n/c	BL_DC+
5	Not connected or BiDirectional	n/c	n/c	BL_DC-
6	Receive Data- or BiDirectional	RX-	RX-	BL_DB-
7	Not connected or BiDirectional	n/c	n/c	BL_DD+
8	Not connected or BiDirectional	n/c	n/c	BL_DD-





The connector is 8 pin RJ45 (8P8C) male



The associated connector is 8 pin RJ45 (8P8C) female



10/100/1000 LAN surge circuit For test stuff



8/25 將ED3203,ED3204 屬性ESD STUFF OPTION 改成DY, 上件會無法Wake on Lan

10/13 ED3203,ED3204 改成跟ED3501一樣, 增加三個Source

10/23 將3rd Source拿掉 75.09904.07C, 因為已有案子50米網線測不過(Part number跟ED3501一樣,BOM別帶錯)

10/23 ED3203, ED3204 ESD STUFF OPTION改 DY,不上件


LAN and Transformer Config:

LAN/Transformer	
RTL8111GUL 1000M 20200540	
1000M Transformer 068.1H219.3001	Main source
1000M Transformer 68.89246.301	2nd source

12/18 3rd 068.24101.3041 是Wendell的料,BMT測試不通過,所以拿掉
12/18 2nd 68.89240.30D 為要成料,新導入,(原本為68.89246.301)

1000M Transformer PN:

068.01010.3001 (AZ chip)



06/13 Delete LAN_AGND

AZ&NON AZ

Function LOCATION	AZ	NON AZ
ED3102	DY	ASM
R3114	DY	ASM
ED3103	ASM	DY
ED3104	ASM	DY
ED3105	ASM	DY
ED3106	ASM	DY
ED3107	ASM	DY
ED3108	ASM	DY
R3112	ASM	DY
R3115	ASM	DY
R3116	ASM	DY
R3117	ASM	DY
R3118	ASM	DY
R3119	ASM	DY
R3120	ASM	DY

BOM1

緯創資通 Wistron Corporation
21F, 6F, Sec.1, Hsin Ta Wu Rd., Hsinchu,
Taipei Hsien 301, Taiwan, R.O.C.

Title			LAN CONNECTOR
Size A2	Document Number	Rev -1	
Date: Tuesday, January 20, 2015	Sheet 32	of 102	

5	4	3	2	1
D				D
C				C
B				B
A				A


BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CARD Reader		
Size A4	Document Number LT41	Rev -1
Date: Tuesday, January 20, 2015		Sheet 33 of 102

	5	4	3	2	1
D					
C					
B					
A					

BOM1


緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
USB2.0 CONN	
Size	Document Number
A3	LT41
Date:	Tuesday, January 20, 2015
Sheet	34 of 102
Rev	-1





08/05 U3502 add 2nd & 3rd Source
12/18 074.22802.009F 被禁用




12/22 增加AFTP3506 測點



WIDE PATTERN (MIN 500MA)
PLACE NEAR USB CONNECTOR



EMI Request




RCLAMP0524P14-GP
75.00524.073
1st = 075.00510.0073
2nd = 075.00550.0071
3rd = 75.01045.073

ESD STUFF OPTION

12/18 ED3502 Change to DY
12/24 ED3502 Change to ESD STUFF OPTION

06/25 ED3501 VDD change Net Name to 5V_USB1_S3


12/24 ED3501 只導1st 075.00005.0B7C, 其他2nd & 3rd 不導人, 會有Wake up 不起來的風險



12/18 ED3501 EMI說075.00005.0B7C 測試不過, 要用075.01256.007C,
但2nd & 3rd Source 會有S3 Wake UP 不起來的風險, 待討論

BOM1

緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB3.0 CONN			
Size A2	Document Number		Rev
	LT41		-1
Date:	Tuesday, January 20, 2015	Sheet 36 of	102




For Intel Recommend Close to DIMM

BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title ADAPTER OCP / S3 reduction	
Size Custom	Document Number LT41
Date: Tuesday, January 20, 2015	Rev -1
Sheet 37 of 102	

DS3

Function LOCATION	DS3	NON DS3
R3801	DY	ASM
R1712	DY	ASM
R1709	DY	ASM
R1714	DY	ASM
C3802	ASM	DY
R1713	ASM	DY
R1716	ASM	DY
R2444	ASM	DY
R2446	ASM	DY
R2487	ASM	DY
R3802	ASM	DY
R3803	ASM	DY
U3801	ASM	DY
C3801	ASM	DY



5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

BOM1


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
1D05 M			
Size Custom	Document Number LT41		Rev -1
Date:	Tuesday, January 20, 2015	Sheet 39 of	102

Power Sequence





12/18 R4001 Change to Short PAD



Run Power



Discharge circuit



12/18 add ED4003, ED4004 83.0005V.CAP

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1




BOM1

緯創資通		Wistron Corporation			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
Connected Standby1					
Size	Document Number		Rev		
A	LT41		-1		
Date:	Tuesday, January 20, 2015	Sheet 41 of	102		

5	4	3	2	1
D				D
C				C
B				B
A				A

BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Connected Standby2	
Size	Document Number
A	LT41
Date:	Rev
Tuesday, January 20, 2015	-1
Sheet	42 of 102



06/25 PQ4408 & PQ4411 Change to 84.08065.B37








08/06 Delete PQ4411, PQ4408, PR4441, PR4422, PR4420, PR4422, PC4469 Power Team Change solution

08/06 Delete PQ4401, PC4408 Power Team Change solution

07/28 PR4416 39.2Kohm to 34Kohm 64.34025.6DL








V_{CDDET} : Greater than 2.633 V
Less than 3.5 V

06/26 Change PR4435, PR4449, PR4450 to DT





20131130 SC
Power team add OVP_CIRCUIT

07/28 Delete OVP Circuit




PR4405	20k11	20k11	40k11
HYBRID	165K	182K	147K

07/29 PC4405 Change part number 78.22322.2FL to 78.22321.2FL,
值都為0.022uF, 0402, 不同的是25V 與16V




SSID = CPU.Regulator



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
TPS51624 CPUCORE(1/2)			
Size C	Document Number		Rev
	LT41		-1
Date:	Tuesday, January 20, 2015	Sheet 46 of	102

SY8208D for 1D05V



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DC to DC 1D05V(SY8208)

Size
A3

Document Number **LT41**

Rev
-1

Date: Tuesday, January 20, 2015

Sheet 48 of 102

SSID = PWR.Plane.Regulator_1p35v0p675v

12/23 PR4907 Change to Short PAD


12/23 PR4906 Change to Short PAD

20131007



20131014

MODE Selection

MODE NO.	RESISTANCE BETWEEN MODE AND GND (kΩ)	CONTROL MODE	SWITCHING FREQUENCY (kHz)	DISCHARGE MODE
3	33	D-CAP2	500	Non-Tracking
2	22		670	
1	12		670	Tracking
0	1		500	



08/06 Change PG4908-PG4917 to Close GAP
10/17 Delete PG4908-PG4917 Close GAP



84.06520.037
2nd = 84.08065.037

84.06510.0037
2nd = 84.08059.037

Design Current 9.5A
OCP<19A

01/13 delete TC4901, 位置改給SPR5

S3/S5 Power State Control


STATE	S3	S5	VREF	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON	ON
S3	LO	HI	ON	ON	ON	OFF(High-Z)
S4/S5	LO	LO	OFF	OFF(Discharge)	OFF(Discharge)	OFF(Discharge)

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title TPS51716(VDDQ VTT)
Size A3 Document Number LT41 Rev -1
Date: Tuesday, January 20, 2015 Sheet 49 of 102

08/12 Pin-8 of Pu5001 connect to net "15V PWR"



Design Current = 20mA
2A < OCP





BOM1	
緯創資通 Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reserved	
Size	Document Number
A2	LT41
Date	Tuesday, January 20, 2015
Sheet	62 of 102
Rev	-1



BOM1	
緯創資通 Wistron Corporation 21F, 88, Sec-1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CRT Board Connector	
Size Custom	Document Number LT41
Rev -1	
Date: Tuesday, January 20, 2015 Sheet 53 of 102	

D

D

C

C

B

B

A

A

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of Temperature on the Rate of Reaction	John Doe	2018	Journal of Chemical Education	95	3	456-462
2. Kinetics of the Reaction Between Hydrogen Peroxide and Potassium Iodide	Jane Smith	2017	Journal of Chemical Education	94	2	321-328
3. The Effect of Concentration on the Rate of Reaction	Michael Brown	2016	Journal of Chemical Education	93	1	123-130
4. The Effect of Surface Area on the Rate of Reaction	Sarah White	2015	Journal of Chemical Education	92	4	567-574
5. The Effect of Catalyst on the Rate of Reaction	David Green	2014	Journal of Chemical Education	91	5	678-685

Reserved

Size
A4

Document Number

LT41


Rev

-1



Date: Tuesday, January 20, 2015

Sheet 54 of 102

SSID = VIDEO




07/04 R5504 BOOST, R5504 NON BOOST




SSID = VIDEO

LCD POWER (Do Not use SW 74.09724.09F)


2014/2/5:Change U5201 to 074.06288.007B



Panel BL brightness/Power En/BL En



eDP connector



ESD Request


10/16 add ED5507

10/17 change ED5507 從6pin 改為10 pin(EMI要求)


10/20 change ED5507 從10pin 改為6 pin(EMI要求)

12/18 ED5507 Change to DY


12/24 ED5507 Change to ESD STUFF OPTION,
重點: 1st 075.00005.0B7C 在ED5507不導入,
只導 075.01256.007C 及 075.09904.0A7C



Test point



10/20 AFTP5503, AFTP5504 USB_PN3, USB_PP3 change to USB_PN3_R, USB_PP3_R



5					4					3					2					1				
D																								
C																								
B																								
A																								

BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.									
Title									
Reserved									
Size		Document Number						Rev	
A4		LT41						-1	
Date:		Tuesday, January 20, 2015						Sheet 56 of 102	

BOM1

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LT41		Rev -1
Date:	Tuesday, January 20, 2015	Sheet 56 of	102

D

D

C

C

B

B

A

A

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

ber **LT41**

Rev	-1
-----	----

Date: Tuesday, January 20, 2015



Sheet 58 of 102

SSID = Wireless

BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
NGFF SATA		
Size	Document Number	Rev
A3	LT41	-1
Date: Tuesday, January 20, 2015		Sheet 59 of 102


SSID = SATA



BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
HDD / NGFF SSD			
Size A3	Document Number		Rev
	LT41		-1
Date:	Tuesday, January 20, 2015	Sheet 60 of	102



AFT6103	1	PCIE_WAKE#_R
AFT6104	2	BT_DISABLE#_R
AFT6105	3	PCIE_CLK_WLAN_REQ#_R
AFT6106	4	CLK_PCIE_WLAN#_R
AFT6107	5	CLK_PCIE_WLAN#_R
AFT6108	6	WIRELESS_EN
AFT6109	7	PLY_RST#
AFT6110	8	PCIE_RXN3
AFT6111	9	PCIE_RXP3
AFT6112	10	PCIE_TXN3
AFT6113	11	PCIE_TXP3
AFT6114	12	USB_PNS
AFT6115	13	USB_PPS
AFT6116	14	CL_CLK_WLAN_R
AFT6117	15	CL_DATA_WLAN_R
AFT6118	16	CL_RST_WLAN#_R
AFT6119	17	ES1_RXD_R
AFT6120	18	ES1_TXD_R
AFT6121	19	ES1_RXD_R
AFT6122	20	ES1_TXD_R
AFT6123	21	ES1_TXD_R
AFT6124	22	3D3V_WLAN

07/29 AFT6124 Change to 3D3V_WLAN

5					4					3					2					1				
D																								
C																								
B																								
A																								

</

BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
Custom	LT41		-1
Date:	Tuesday, January 20, 2015		Sheet 62 of 102

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

LT41

Rev

-1

Date: Tuesday, January 20, 2015

Sheet 63 of 102

The diagram illustrates the electrical connections for the Tesla Powerwall 100R2U-2-GP battery system. It shows the connection of the KBC_PWRBTN# signal to the battery management system (BMS) and the battery pack.

Top Section (KBC_PWRBTN# Signal):

- The **KBC_PWRBTN#** signal is connected to the **FLEX** input of the **G6405** (MLV50402M04-GP-U) and the **GAP-OPEN** input of the **G6403** (GAP-OPEN).
- The **FLEX** input is connected to the **G6405** (MLV50402M04-GP-U) and the **GAP-OPEN** input is connected to the **G6403** (GAP-OPEN).
- The **KBC_PWRBTN#** signal is also connected to the **AFTT6407** (AFTT14P-GP) and the **AFTT14P-GP**.

Bottom Section (Tesla Battery Pack):

- The **KBC_PWRBTN#** signal is connected to the **R6412** (100R2U-2-GP) and the **KBC_PWRBTN#_R**.
- The **KBC_PWRBTN#** signal is also connected to the **C6401** (3C1KPS0V2KX-1GP) and the **TESLA** (69.80007.021).
- The **KBC_PWRBTN#** signal is connected to the **MLV50402M04-GP** and the **TESLA** (69.80007.021).
- The **KBC_PWRBTN#** signal is connected to the **SW-TACT-124-100** and the **TESLA** (69.80007.021).
- The **KBC_PWRBTN#** signal is connected to the **PWBTN1** (SW-TACT-124-100) and the **TESLA** (69.80007.021).
- The **KBC_PWRBTN#** signal is connected to the **TESLA** (69.80007.021) and the **TESLA** (69.80007.021).

Bottom Section (Tesla Battery Pack):

- The **KBC_PWRBTN#** signal is connected to the **R6412** (100R2U-2-GP) and the **KBC_PWRBTN#_R**.
- The **KBC_PWRBTN#** signal is also connected to the **C6401** (3C1KPS0V2KX-1GP) and the **TESLA** (69.80007.021).
- The **KBC_PWRBTN#** signal is connected to the **MLV50402M04-GP** and the **TESLA** (69.80007.021).
- The **KBC_PWRBTN#** signal is connected to the **SW-TACT-124-100** and the **TESLA** (69.80007.021).
- The **KBC_PWRBTN#** signal is connected to the **PWBTN1** (SW-TACT-124-100) and the **TESLA** (69.80007.021).
- The **KBC_PWRBTN#** signal is connected to the **TESLA** (69.80007.021) and the **TESLA** (69.80007.021).

24 KBC_PWRBTN# <<<

R6417 100R24-2-GP

FLEX

C5402 05402 100V25V2KX-1GP

FLEX

C5401 62.40012.041

SW-TACT-72-GP-U3 PWRSH1

10/14 PWRSH1 (Pin1,Pin3)KBC_PWRBTN#_R3 SWAP (PIN2,PIN4)GND

Electro-Optical Characteristics (Ta=25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Forward Voltage	V_F	1.7	---	2.3	V	$I_F=5mA$

The diagram shows a MOSFET switching circuit for an LED strip. A 5V supply is connected to the gate of a 2N702K MOSFET through a 910R resistor. The MOSFET's source is grounded, and its drain is connected to the LED strip (labeled 83.19213.H70 and 84.2N702.J31). The LED strip is connected to a 24.66V supply. The MOSFET is labeled 2N702K-2-GP and 84.2N702.J31. The output is labeled PWRLED 24.66V.

08/14 PWRLED1 Change to LED2
12/18 LED2 ~~2K~~ 083.00270.0B70

5V_S5

R0416.1

PWRLED1

LED-W-108 (P-UP-U)

LED2

2K

PWRLED2

083.00270.0B70

FLEX

083.00270.0B70

FLEX

2N7002K-2-GP

U0404

1st = 84.2N702.J31

2nd = 84.2N702.W31

ATE14P-GP AFTP4010

ATE14P-GP AFTP4009

ATE14P-GP AFTP4001

ATE14P-GP AFTP4002

ATE14P-GP AFTP4003

ATE14P-GP AFTP4004

ATE14P-GP AFTP4005

TP4004

1KBC PWRBSTN# R

5V AUX SS

DO BATFULL CHARGE LED




5V SS

PWREED

ATE14P-GP AFTP4008

SSID = KBC

Internal Keyboard Connector



U6203 Keyboard Backlight U6203&BLKB1:

目前spec所看到

14和15的keyboard spec最大為300 mA

84.07002.131

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DS}	drain-source voltage	T _{amb} = 25 °C	-	-	60	V
V _{GS}	gate-source voltage	T _{amb} = 25 °C	-	-	±20	V
I _D	drain current	T _{amb} = 25 °C V _{GS} = 10 V	1	-	360	mA
R _{DS(on)}	drain-source on-state resistance	T _J = 25 °C V _{GS} = 10 V I _D = 500 mA	-	1	1.6	Ω

[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for drain 1 cm².

15 ON

V_{DS} (V)

I_D (mA)

Power consumption

200 mW

300 mW

400 mW

500 mW

600 mW

700 mW

800 mW

900 mW



1000 mW

BCM

緯創資通 Wistron Corporation
21F, No. 1, Hsin-Tai Rd., Hsinchu, Taiwan 301, Taiwan, R.O.C.

Key Board/Touch Pad
LT41
-1

IO BD Device	
Item	Device
1	NOVO Button
2	Audio Jack
3	USB Card Reader
4	USB2.0 Port4



12/18 C6636 Change to 10uF

12/18 C6637 Change to DY

074.22802.009F

1st = 074.00524.089F


2nd = 74.06288.07F

U6301 place near to IOCNI


12/18 074.22802.009F 被禁用

08/05 U6601 add 2nd & 3rd Source


Test point



10/13 VOL_UP_BTN# 跟 VOL_DOWN_BTN#, net name 互换



Flex360 SENSOR BD




12/25 Sencn1 change Part Number 020.F0311.0010, (原本20.F1897.010)

Hall sensor

06/12 Delete Hall Sensor CONN, 换7 pin 與SPK 訊號接同一CONN, SPK1

Novo Button



BOM1		緯創資通 Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.			
Title		IO Board Connector	
Size	Document Number	Rev	
A2	LT41	-1	
Date:	Tuesday, January 20, 2015	Sheet	66 of 102



5					4					3					2					1				
D																								
C																								
B																								
A																								

</

BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
Custom	LT41		-1
Date:	Tuesday, January 20, 2015		Sheet 67 of 102

Debug Connector




20.F0714.010
DY
06/23 DB1 change to Test point
07/31 delete Test point, add Debug CONN

BOM1			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Dubug connector</i>			
Size A4	Document Number LT41		Rev -1
Date:	Tuesday, January 20, 2015	Sheet 68 of	102

SC Digital_G-sensor


The Slave Address (SAD) associated to the LIS3DH is 001100xb. SDO/SA0 pad can be used to modify less significant bit of the device address. If SA0 pad is connected to voltage supply, LSB is '1' (address 0011001b) else if SA0 pad is connected to ground, LSB value is '0' (address 0011000b). This solution permits to connect and address two different accelerometers to the same I2C lines.



SC
U6702 change to LIS3DETR-GP

5	4	3	2	1
D				D
C				C
B				B
A				A

BOM1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Thunderbolt (5/5)			
Size A4	Document Number LT41		Rev -1
Date:	Tuesday, January 20, 2015		Sheet 72 of 102







Table 6-4. Mode E Command Mapping

N15x DDR3 Mode E	Rank 0		Rank 1	
	Data Bits [1:0]	Data Bits [63:32]	Data Bits [1:0]	Data Bits [63:32]
FBx_CMD0	QDT		QDT	
FBx_CMD1	CS0*		CS1*	
FBx_CMD2	CSE*		CSE*	
FBx_CMD3	CKE		CKE	
FBx_CMD4	A9	A9	A11	A11
FBx_CMD5	A6	A6	A7	A7
FBx_CMD6	A3	A3	BA1	BA1
FBx_CMD7	A0	A0	A12	A12
FBx_CMD8	A8	A8	A8	A8
FBx_CMD9	A12	A12	A0	A0
FBx_CMD10	A1	A1	A2	A2
FBx_CMD11	RAS*	RAS*	RAS*	RAS*
FBx_CMD12	A13	A13	A14	A14
FBx_CMD13	BA1	BA1	A3	A3
FBx_CMD14	A14	A14	A13	A13
FBx_CMD15	CAS*	CAS*	CAS*	CAS*
FBx_CMD16	QDT		QDT	
FBx_CMD17			CS1*	
FBx_CMD18	CSE*		CKE	
FBx_CMD19	RST	RST	RST	RST
FBx_CMD20	A7	A7	A6	A6
FBx_CMD21	A5	A5	A4	A4
FBx_CMD22	BA2	BA2	BA2	BA2
FBx_CMD23	WE*	WE*	A10	A10
FBx_CMD24	BA0	BA0	BA0	BA0
FBx_CMD25	BA2	BA2	BA2	BA2
FBx_CMD26	BA0	BA0	BA0	BA0
FBx_CMD27	BA2	BA2	BA2	BA2
FBx_CMD28	WE*	WE*	A10	A10
FBx_CMD29	BA0	BA0	BA0	BA0
FBx_CMD30	BA2	BA2	BA2	BA2
FBx_CMD31				

N15x DDR3 Mode E	Rank 0		Rank 1	
	Data Bits [1:0]	Data Bits [63:32]	Data Bits [1:0]	Data Bits [63:32]
FBx_CMD34	DBG0 ¹			
FBx_CMD35	DBG1 ¹			

Notes:
1. Not available in GB2B-64 package.
2. GPU debug pins; not connected to DRAM. See section 6.1.11

GPU Strap change Res. To Parallel Res.




Table 6-4. Mode E Command Mapping

N15x DDR3 Mode E	Rank 0		Rank 1	
	Data Bits [1:0]	Data Bits [63:32]	Data Bits [1:0]	Data Bits [63:32]
FBx_CMD0	QDT		QDT	
FBx_CMD1	CS0*		CS1*	
FBx_CMD2	CSE*		CSE*	
FBx_CMD3	CKE		CKE	
FBx_CMD4	A9	A9	A11	A11
FBx_CMD5	A6	A6	A7	A7
FBx_CMD6	A3	A3	BA1	BA1
FBx_CMD7	A0	A0	A12	A12
FBx_CMD8	A8	A8	A8	A8
FBx_CMD9	A12	A12	A0	A0
FBx_CMD10	A1	A1	A2	A2
FBx_CMD11	RAS*	RAS*	RAS*	RAS*
FBx_CMD12	A13	A13	A14	A14
FBx_CMD13	BA1	BA1	A3	A3
FBx_CMD14	A14	A14	A13	A13
FBx_CMD15	CAS*	CAS*	CAS*	CAS*
FBx_CMD16	QDT		QDT	
FBx_CMD17			CS1*	
FBx_CMD18	CSE*		CKE	
FBx_CMD19	RST	RST	RST	RST
FBx_CMD20	A7	A7	A6	A6
FBx_CMD21	A5	A5	A4	A4
FBx_CMD22	BA2	BA2	BA2	BA2
FBx_CMD23	WE*	WE*	A10	A10
FBx_CMD24	BA0	BA0	BA0	BA0
FBx_CMD25	BA2	BA2	BA2	BA2
FBx_CMD26	BA0	BA0	BA0	BA0
FBx_CMD27	BA2	BA2	BA2	BA2
FBx_CMD28	WE*	WE*	A10	A10
FBx_CMD29	BA0	BA0	BA0	BA0
FBx_CMD30	BA2	BA2	BA2	BA2
FBx_CMD31				

Notes:
1. Not available in GB2B-64 package.
2. GPU debug pins; not connected to DRAM. See section 6.1.11



Table 4. N15V-GM DDR3L Recommended Memories 256Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CLK (MHz)	Memory Data Code Minimum	Status
256Mx16 DDR3L	Hynix	Dx4	1.35 V 1.35 V	H5TC4G63JFR-11C	900	N/A	Production ready
	Micron	Dx4	1.35 V 1.35 V	MT41K256M16HA-107G-E	900	N/A	Production ready

N15S-GT(GB2-64/GT840M)-->SB SKU2,3,4,5

Table 20. N155-GT/GM DDR3L Dual-Rank Recommended Memories

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CLK Data Code (MHz)	Memory Data Code Minimum	Status
256M-16 DR3L	Hynix	0x3	1.35 V, 1.35 V	H5TC4G634FR-11C	900	11/A	Preliminary
	Hicron	0x4	1.35 V, 1.35 V	MT41J256M16HA-090G-E	900	1322	Preliminary
	Samsung	0x5	1.35V/ 1.5V	K4V4G16-60D-HC1A	900	11/A	Preliminary

Note: For H155-GT/-GII, the maximum allowable memory case temperature is 85 °C

Table 1. N15E-GX / -GT GC6 pin assignment

GPI0	GC6 1.0 Control Signal	GC6 2.0 Control Signal
GPIK01	FB_CLAMP_MON	GC6_FB_EN
GPIK02	FB_CLAMP_TGL_REQ#	GPU_EVENT#
GPIK04	Reserve	PWR_EN
GPIK03	Reserve	GPU_PEX_RST_HOLD#
CC	NC	SYS_PEX_RST_MON#

GC6 1.0/2.0 GPU Support List

GPU	GCN feature
NISW-GM-SIOF117	No
NISW-GM-ROF117	No
NIS5-CV(G1208)	GCN 2.0 only
NIS5-GM(GM108)	GCN 2.0 only
NIS5-GT(GA108)	GCN 2.0 only
NIS5-GS(GA107)	GCN 2.0 only
NISP-GT(GA107)	GCN 2.0 only
NISP-GX(GA107)	GCN 2.0 only
NIS4-GX(GA104)	GCN 1.0 only

		H158-OT Myria 2500x16 HSTC4651AFB-11C Device ID: 021140(TWC)	H158-OT Micron 2500x16 M9L125461084-0306: Device ID: 021140(TWC)
ROM_0(Internal on V940 V20)	07426	00	00
	07429	2500x16	2500x16
ROM_00	07427	00	00
	07440	00 - 0.7500x16	00 - 0.7500x16
ROM_01A	07428	00	00
	07441	00 - 0.7500x16	00 - 0.7500x16
STRAP0	07431	2500x16	2500x16
	07443	00	00
STRAP1	07432	00	00
	07445	00	00
STRAP2	07433	00	00
	07444	00	00
STRAP3	07435	00	00
	07446	00	00
STRAP4	07434	00	00
	07444	00	00







SCCB0 Boot Voltage 0.9V

1D35V Compatible VRAM P/W List			
Vendor	Vendor P/W	Lenovo P/W	1 chip VRAM Size
Hylix	H5TC4G63AFB-11C	1100897	512MB
Micron	MT41J256M168A-093G:E	1101018	512MB


GPU Config:

GPU	SKU1 UMA	SKU2	SKU3	SKU4	SKU5
N15S-GT 071.0N15S.0COU	NA	STUFF	STUFF	STUFF	STUFF

10/16 GPU PN change to 071.GM108.000U



Data Bits 31:0 RANK 0




H5TC4G83AFR-11C-GP

72.05463.D0U


VRAM BOM CTRL

10/23 VRAM1-VRAM8 Part Number 72.05463.D0U



08/18 C7801, C7804, C7805, C7810, C7811 Change to DI

08/18 C7814 Change to VRAM_8PCS






H5TC4G83AFR-11C-GP

72.05463.D0U

VRAM BOM CTRL




Data Bits 31:0 RANK 1



08/18 C7915, C7921, C7926 Change to DY



08/18 C7914, C7917, C7918, C7919 ,C7920, C7925 Change to VRAM_8PCS

Data Bits 63:32 RANK 0




08/18 C8014, C8016, C8022, C8025 Change to DY

08/18 C8021 Change to VRAM_8PCS

Data Bits 63:32 RANK 172.05463.D0U
VRAM BOM CTRL72.05463.D0U
VRAM BOM CTRL

10/23 VRAM1-VRAM8 改Part Number 72.05463.D0U



08/18 C8127, C8129, C8132, C8133, C8135 Change to DY

08/18 C8124, C8131, C8134, C8136, C8137, C8139 Change to VRAM_8PCS

12/17 Change back 12/17 Change back

	Main source	2nd source
PU8202 PU8204	084.06970.0037	84.03660.037
PU8203 PU8205	084.06970.0037	84.03660.037

06/30 Change PU8202-PU8205 Main Source & 2nd Source

12/17 Change back

SB

PWRL_DCBATOUT_VGA_CORE1

DIS ESD STUFF OPTION

DIS ESD STUFF OPTION

Design Current
= 33.5 A
OCP < 67A

12/17 Change back

SB

PWRL_DCBATOUT_VGA_CORE2

DIS ESD STUFF OPTION

DIS ESD STUFF OPTION

Nvidia GPU Vreg Strap Table & P/N:

GPU	N15V-GM	N15S-GT
Vreg Mode	Config B	Config B
R1 (PR8222)	64.27025.6DL	64.20025.L0L
R2 (PR8206)	64.75015.6DL	64.20025.L0L
R3 (PR8208)	63.R0034.1DL	64.20015.6DL
R4 (PR8209)	64.62015.6DL	64.18025.6DL
R5 (PR8204)	64.17415.6DL	63.R0034.1DL
C (PC8223)	78.56222.2FL	78.27224.2FL

12/11 PG8201-PG8206 Change Part number
ZZ.CLOSE.001(上綠漆)

07/09 3V3_AON Change to 3V3_MAIN

08/07 N16S-GT & N16V-GM 都為 Config B 0.9V

Item	N16S-GT-B/S
Device ID	0x1347
Package	GB4B-128GB2B-64
Internal P/N	GM108-755/655,28nm
ROM_SI	Refer to GM108 RAM Straps
ROM_SO	0x0000, 4.99Kohm pull down
ROM_SCLK	0x0 for Optimus, 4.99Kohm pull down
Strap0	Reserved (Keep pull-up 3V3_AON and pull-down footprints and stuff 49.9KΩ pull-up)
Strap1	Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)
Strap2	Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)
Strap3	Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)
Strap4	Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)
Open_VRG SKU	B
NVVDD Boot Voltage	0.9V

Item	N16V-GM-S
Device ID	0X1299
Package	GB2-64
Internal P/N	GK208-620,28nm
ROM_SI	Refer to GK208s RAM Straps
ROM_SO	0x8, 5K pull up for Optimus/0x9, 10K Pull Up for Discrete SKU
ROM_SCLK	0x1000/0x8, 4.99Kohm pull up
Strap0	User Strap, 0xP, 45Kohm pull up
Strap1	Reserved (Keep pull-up 45Kohm pull down)
Strap2	Device_ID, 0x1001, 10Kohm pull UP
Strap3	0x0 for Optimus, 5Kohm pull low
Strap4	0x0 for Optimus, 5Kohm pull low
Open_VRG SKU	Config B (PSI not supported)
NVVDD Boot Voltage	0.9V


07/09 3V3_AON Change to 3V3_MAIN

BOM1


緯創資通 Wistron Corporation	
21F, 8th, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
Title	
RT8812A VGA CORE	
Size	Document Number
Custom	LT41
Date	Thursday, January 20, 2015
Sheet	82 of 102

Undefined Sys <-> GPU IO


KBC <-> GPU



PCH <-> GPU



Thermal IC <-> GPU



BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Switchable GFX LCD(1/2)			
Size A4	Document Number LT41		Rev -1
Date:	Tuesday, January 20, 2015	Sheet 84 of	102


5	4	3	2	1
D				D
C				C
B				B
A				A

BOM1


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Switchable GFX LCD(2/2)		
Size	Document Number	Rev
A4	LT41	-1
Date: Tuesday, January 20, 2015		Sheet 85 of 102

08/14 H6, H8 ZZ.00PAD.591 Change to ZZ.SCREW.H21


Structure boss



Stand off














CPU



07/29 H3 Change to OPS

GPU



01/13 add SPR5

08/22 add SPR2

06/06 Delete Clp3 記得SB版要將CLP 上件

10/22 CLP1, CLP4, CLP7, CLP8 上件(原本為ZZ)

10/22 SPR1 上件(原本為ZZ)

12/18 CLP1 Change to DY

12/18 Delete CLP4, 因為那位置要放SPR4

06/18 add SPR1


12/23 Delete SPR1 10/17 add EC8604-EC8611 for EMI

12/11 SPR2 改上件

10/20 add CLP7, CLP8


10/23 Delete CLP7

12/18 CLP8 Change to DY



ESD STUFF OPTION ESD STUFF OPTION

06/25 add EC8601, EC8602, EC8603






BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	UNUSED PARTS/EMI Capacitors		
Size A3	Document Number	LT41	Rev -1
Date:	Tuesday, January 20, 2015	Sheet 86 of 102	

10/19 add for RF




10/23 Delete FC8704,FC8705


BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number LT41		Rev -1
Date:	Tuesday, January 20, 2015	Sheet 87 of	102



5	4	3	2	1
D				D
C				C
B				B
A				A
BOM1				
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.				
Title				
Reserved				
Size	Document Number			Rev
A	LT41			-1
Date:	Tuesday, January 20, 2015		Sheet 88 of	102
5	4	3	2	1



BOM1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>Finger Print</i>			
Size A4	Document Number LT41		Rev -1
Date:	Tuesday, January 20, 2015	Sheet 89 of	102

07/03 add R9009 5V_S0 Connect to NFC CONN Pin12 (SA板 未接)



NFC Module Pin Define



Suggestion Host Pin define Use Sinbon FFC A9152420

Pin#	Pin Name	Type	Refer	Description
1	VBAT	power	3.3V	Power supply voltage
2	GND	Power	GND	Ground
3	SWP	IO	-	SIM Card data
4	VCC_BOOST	Power	5V	Booster supply
5	IRQ	O	PVDD	Interrupt
6	PMUVCC	Power	connect to outside SE power or GND (no SE)	UICC power input from external PMU
7	I2C_SDA	I/O	PVDD	I2C Serial Data Line
8	I2C_SCL	I/O	PVDD	I2C Serial Clock Line
9	GND	Power	GND	Ground
10	VEN	I	GPIO Control (Normal 3.3V)	Enable/ disable LDO regulator / Reset
11	DWL_REQ	I	GPIO Control (Normal 0V)	Firmware download control pin
12	SIMVCC	Power	1.8V or N.C	Power output to supply the UICC
13	VBAT	Power	3.3V	Power supply voltage
14	PVDD	Power	3.3V	Pad supply voltage
15	GND	Power	GND	Ground

Pin#	Pin Name
15	VBAT
14	GND
13	SWP
12	VCC_BOOST
11	IRQ
10	PMUVCC
9	I2C_SDA
8	I2C_SCL
7	GND
6	VEN
5	DWL_REQ
4	SIMVCC
3	VBAT
2	PVDD
1	GND

BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
NFC			
Size	Document Number	Rev	
Custom	LT41	-1	
Date:	tuesday, January 20, 2015	Sheet	90 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

BOM1

緯創資通		Wistron Corporation			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
Switchable GFX eDP					
Size	Document Number		Rev		
A	LT41		-1		
Date:	Tuesday, January 20, 2015		Sheet 92 of 102		

5					4					3					2					1														
D																																		
C																																		
B																																		
A																																		
															BOM1																			
															緯創資通Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.																			
															Title																			
															Bottom Docking																			
Size					Document Number										Rev																			
A					LT41										-1																			
Date:					Tuesday, January 20, 2015										Sheet					93					of					102				
5					4					3					2					1														

	A	B	C	D	E
4					
3					
2					
1					

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Inter LAN WG1217LM			
Size	Document Number		Rev
A3	LT41		-1
Date:	Tuesday, January 20, 2015	Sheet 94 of	102

D

C

B

A

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN Switch

Size
A

Document Number

LT41

Rev	-1
-----	----

Date: Tuesday, January 20, 2015

Sheet 95 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

BOM1



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title PCH XDP		
Size A4	Document Number LT41	Rev -1
Date: Tuesday, January 20, 2015		Sheet 96 of 102

GPU BOM CTRL			For Detail see P82
GPU	N16V-GM	N16S-GT	
Lenovo P/N	071.0N16V.000U	071.0N16S.000U	
OPS (UMA:DT)	V	V	
PR8222	64.20025.L0L	64.20025.L0L	
PR8206	64.20025.L0L	64.20025.L0L	
PR8208	64.20015.6DL	64.20015.6DL	
PR8209	64.18025.6DL	64.18025.6DL	
PR8204	63.R0034.1DL	63.R0034.1DL	
PC8223	78.27224.2FL	78.27224.2FL	





VRAM BOM CTRL (Default Setting:900MHZ)									
Lenovo P/N		1101018	1100788	1100897	1101028	1101019	1100661	1100677	
IC Vendor		Micron	Hynix	Hynix	Samsung	Samsung	Micron	Micron	
IC Vendor P/N		MT41J256M16HA-093G:E N15S-GT only	H5TC2G63PFR-11C N15V-GM/N15S-GT	H5TC4G63APR-11C N15V-GM/N15S-GT	K4W2G1646Q-BC1A N15V-GM/N15S-GT	K4W4G1646D-BC1A N15V-GM/N15S-GT	MT41J128M16JT-093G:K N15S-GT only	MT41K256M16HA-107G:E N15V-GM only	
RAM0 VRAM1, VRAM2, VRAM5, VRAM6		Stuff with Discrete 2GB/4GB	Stuff with Discrete 1GB	Stuff with Discrete 2GB/4GB	Stuff with Discrete 1GB	Stuff with Discrete 2GB/4GB	Stuff with Discrete 1GB	Stuff with Discrete 1GB	
RAM1 VRAM3, VRAM4, VRAM7, VRAM8		Stuff with Discrete 4GB		Stuff with Discrete 4GB		Stuff with Discrete 4GB			
R7642(Strap0-L)			N15V-GM:64.10025.L0L		N15V-GM:64.10025.L0L				
R7631(Strap0-H)		N15S-GT:64.49925.6DL	N15S-GT:64.49925.6DL	N16S-GT:64.49925.6DL	N15S-GT:64.49925.6DL	N15V-GM:64.10025.L0L	N15S-GT:64.49925.6DL	N15V-GM:64.10025.L0L	
R7643(Strap1-L)			N15V-GM:64.10025.L0L	N16V-GM:064.45325.06DL		N15V-GM:64.10025.L0L		N15V-GM:64.10025.L0L	
R7632(Strap1-H)					N15V-GM:64.10025.L0L				
R7644(Strap2-L)						N15V-GM:64.10025.L0L			
R7633(Strap2-H)		Stuff with	N15V-GM:64.10025.L0L	N16V-GM:64.10025.L0L	N15V-GM:64.10025.L0L			N15V-GM:64.10025.L0L	
R7645(Strap3-L)				N16V-GM:64.49915.6DL					
R7635(Strap3-H)			N15V-GM:64.10025.L0L		N15V-GM:64.10025.L0L	N15V-GM:64.10025.L0L		N15V-GM:64.10025.L0L	
R7646(Strap4-L)			N15V-GM:64.10025.L0L	N16V-GM:064.45325.06DL	N15V-GM:64.10025.L0L	N15V-GM:64.10025.L0L		N15V-GM:64.10025.L0L	
R7634(Strap4-H)									
R7639(ROM_SI-L)		N15S-GT:64.24925.6DL	N15V-GM:64.10025.L0L	N16S-GT:64.20025.L0L	N15V-GM:64.10025.L0L	N15V-GM:64.10025.L0L		N15V-GM:64.10025.L0L	
R7636(ROM_SI-H)			N15S-GT:64.10025.L0L		N15S-GT:64.20025.L0L		N15S-GT:64.15025.6DL		
R7640(ROM_SO-L)		N15S-GT:64.49915.6DL	N15V-GM:64.10025.L0L	N15S-GT:64.49915.6DL	N15V-GM:64.10025.L0L	N15V-GM:64.10025.L0L		N15V-GM:64.10025.L0L	
R7637(ROM_SO-H)				N16V-GM:64.49915.6DL			N15S-GT:64.49915.6DL		
R7641(ROM_SCLK-L)		N15S-GT:64.49915.6DL	N15V-GM:64.10025.L0L	N16S-GT:64.49915.6DL	N15V-GM:64.10025.L0L	N15V-GM:64.10025.L0L		N15V-GM:64.10025.L0L	
R7638(ROM_SCLK-H)				N16V-GM:64.49915.6DL			N15S-GT:64.49915.6DL		



Intel-Power Up Sequence

(AC mode)




SHARK BAY POWER UP SEQUENCE DIAGRAM






CPU/PCH SMBus Block Diagram



KBC SMBus Block Diagram



[illegible]

Codec
ALC233

SPK-OUT-L-
SPK-OUT-L+
SPEAKER

SPK-OUT-R-
SPK-OUT-R+
SPEAKER

HPOUT-L/PORT-T-L
HPOUT-R/PORT-T-R
MIC2-L/PORT-F-L
MIC2-R/PORT-F-R
SENSE_A
HP
OUT

MIC1-L/PORT-B-L
MIC1-R/PORT-B-R
SENSE_A
MIC
IN

DMIC-CLK
DMIC-DATA
DMIC