

LCFC Confidential

Miray-KBL M/B Schematics Document


INTEL KABYLAKE Mobile ULT Platform
INTEL KBL Y-series CPU + LPDDR3 Memory

2016-06-21

REV:1.0

Security Classification	LC Future Center Secret Data			Title			
Issued Date	2015/11/09	Deciphered Date	2016/06/27	Cover Page			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number		Rev
				C		Miray-K	1.0
				Date:	Thursday, June 23, 2016	Sheet	1 of 38

LCFC-Miary Block diagram



Power Plane State	B+ +3VL +5VLP	+3VALW +5VALW +1.0VALW +1.8VALW +CPU_VCCPRIM	+3VALW_PCH	+DDR_1.2V +DDR_1.8V	+5VS +3VS +1.8VS +DDR_0.6VS +CPU_CORE +CPU_VCCIO +CPU_VCCGT +CPU_VCCSA
S0	0	0	0	0	0
S3	0	0	0	0	X
DS3	0	0	X	0	X
S5 S4/AC Only	0	0	0	X	X
S5 S4 Battery only	0	X	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X	X

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	+VALW	+VALW_PCH	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	ON	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	ON	ON	ON	OFF	OFF
DS3 (Suspend to RAM)	LOW	LOW	HIGH	ON	LOW	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	ON	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	ON	ON	OFF	OFF	OFF

	SOURCE	Sensor	ALS	BATT	Thermal Sensor	charger	EC
EC_SMB_CLK1 EC_SMB_DAT1	IT8586 +3VALW_EC	X	X	V	X	V	X
EC_SMB_CLK3 EC_SMB_DAT3	IT8586 +3VS	V +3VS	V +3VS	X	X	X	X
EC_SMB_CLK0 EC_SMB_DAT0	IT8586 +3VS	X	X	X	V +3VS	X	X
EC_SMB_CLK4 EC_SMB_DAT4	PCH +3VS	X	X	X	X	X	V +3VS

	Device	address
EC1	Battery	0001 011X b
	Charger	
EC3	Sensor	
	ALS	
EC0	Thermal Sensor	1001_100xb
PCH	EC	
EC4		

Port	Device
1	
2	
3	WLAN
4	
5 -- 8	Reserve PCIE SSD
8	SATA SSD

	USB20	USB30
1	USB	1 USB
2		2
3	BT	3
5		4
7	Camera	
9		

BOM Structure		BOM Structure	
TI@	TI MIPI camera mount	MIRROR@	EC Mirror-code enable
TPM@	TPM module	UNMIRROR@	EC Mirror-code disable
DEB@	DEB@ CARD Part	DAB@	PCB
ME@	ME part(connector, hole)	UPI@	UPI MIPI camera mount
RF@	RF request		
EMC@	EMC request		
CD@	COST DOWN Part		
REV@	RESERVER Part		

[illegible][illegible]

PCB		
CPU		
VRAM		


Security Classification	LC Future Center Secret Data			Title Notes List	
Issued Date	2015/11/09	Deciphered Date	2016/06/27		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C	Document Number Miray-K
				Date: Thursday, June 23, 2016	Sheet 3 of 38




11




1





Non-interleave ballmap







PCH_HDA_SDINO





* 2. 100ohm PD, 1K PU, disabled after RSMRST# de-assertion







This signal has a weak internal pull-down.
0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)
1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.


Security Classification		LC Future Center Secret Data		Title		MCP (RTC&AUDIO&SATA&S...)	
Issued Date		2015/11/09		Deciphered Date		2016/06/27	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT USED AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE EXCEPT BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							
Size		Document Number		Miray-K		Rev 1.0	
Date		Thursday, June 23, 2016		Sheet		7 of 38	













EDP Panel





NOTE











1. AC 13V/DC 8.2V
2. A05880E for VDS concern
3. R235, R237 for VGS concern
4. C238 for voltage concern

Reserve for other function




FPC:
1. pin to pin with EDP Panel, check the panel pin definition
2. check the HSYNC for Touch screen board







USB30




1105 change new sysmbol

USB type A



2016/04/20:USB 2.0 port TVS ref location
D9 & D10 change to SC400006510:
SC400006510 S DIO_ESD AZ5425-01F.R7GR DFN1006P2E
2016/05/10:USB 3.0 port TVS ref location
D17 change to SC400008K00
S DIO_ESD AZ5725-01F.R7GR DFN1006P2X


USB charger




	pin number	6	7	8	4
	pin name	Ctl1	Ctl2	Ctl3	ILM_SEL
Charge port Pin5 Enable H for all	S0 CDP	1	1	1	1
	S3 DCP	0	1	1	0/1
	S4/S5 DCP	0	0	1	0/1
Normal port Pin5 Enable H for S0/S3 L for S4/S5	S0 SDP1	1	1	0	0/1
	S3 SDP1	0	1	0	0/1
	S4/S5 Disable	0	0	0	0/1

SSD	C1978	C1979	C1980	C1981	C1982	C1983	C1947	C1946	C1944	C1945
PCIE	Stuff 0.22uF SE00000X800	Stuff 0.22uF SE00000X800	Stuff 0.22uF SE00000X800	Stuff 0.22uF SE00000X800	Stuff 0.22uF SE00000X800	Stuff 0.22uF SE00000X800	Stuff 00hm SD02800006J	Stuff 00hm SD02800006J	Stuff 0.22uF SE00000X800	Stuff 0.22uF SE00000X800
SATA	Stuff 0.22uF SE00000X800	Stuff 0.22uF SE00000X800	Stuff 0.22uF SE00000X800	Stuff 0.22uF SE00000X800	Stuff 0.22uF SE00000X800	Stuff 0.22uF SE00000X800	Stuff 0.01uF SE075103K0J	Stuff 0.01uF SE075103K0J	Stuff 0.01uF SE075103K0J	Stuff 0.01uF SE075103K0J



Default stuff SATA option
SDV rework to PCIE option and test SATA/PCIE signal and SSD



0827 symbol update




Mini Card(WLAN/WiMAX)




```
0827 symbol update
```


WLAN&BT Combo module circuits

	BT on module Enable	BT on module Disable
* BT_CRTL	H	L
PCH_BT_ON#	L	H





0111 symbol update






SDV Use WW2.0 Nuvoton
SIV need change to WW1.2 QFN







THM Sensor




Nuvoton thermal sensor


Address 1001_100xb









Keyboard Connector




Touch Pad Connector






For HDMI signal cross moat concern.






8.31
Follow DXF update Hole



Security Classification		LC Future Center Secret Data		Title			
Issued Date		2015/11/09	Deciphered Date	2016/06/27	HW_Change_List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							
		Size	Document Number	Rev			
				Miray-K		1.0	
		Date:	Thursday, June 23, 2016	Sheet	30	of	38












change from B2 size to B3 for H-Z limitation on 7/15



5		4		3		2		1	
D									