


LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1(High)
LAYER 4 : IN2(High)
LAYER 5 : SVCC
LAYER 6 : IN3(High)
LAYER 7 : SGND2
LAYER 8 : Bottom




SP9 BLOCK DIAGRAM

01





PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size	Document Number	Rev
Custom	BLOCK DIAGRAM	1A
Date: Tuesday, August 10, 2010 Sheet 1 of 49		




Sandy Bridge Processor (DDR3)






Sandy Bridge Processor (GND)



Sandy Bridge Processor (RESERVED, CFG)



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training

CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8, x4, x4 - Device 1 functions 1 and 2 enabled





NBS/RD2


PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number SNB 4/4 (GND)	Rev 1A
Date: Tuesday, August 10, 2010		Sheet 5 of 49


06




07



RTC Clock 32.768KHz



PCH JTAG Debug(CLG)



7/18 SI modify



Vender	Size	P/N
EON	4MB	AKE39FN0Q00 (EN25F32-100HIP)
Winbond	4MB	AKE391P0N00 (W25Q32BVSSIG)
Socket		DG008000031

Size Custom	Document Number PCH 2/6 (SATA/HDA/SPI)	Rev 1A
Date: Tuesday, August 10, 2010	Sheet 7 of 49	































































































PCH Strap Table

PCH Strap Table										
Pin Name	Strap description	Sampled	Configuration	Circuit						
SPKR <i>Different from Calpella</i>	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode							
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)							
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up							
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)							
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>0</td><td>SPI LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	0	SPI LPC	
GNT1#	GNT0#	Boot Location								
1	0	SPI LPC								
GPIO19 <i>Different from Calpella</i>	Boot BIOS Selection 0 [bit-0]	PWROK								
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)							
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)							
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm 4/30 reserve.							
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V							
HDA_SDO	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)							
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)							
GPIO28 <i>Different from Calpella</i>	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)							
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable							

Cougar Point-M (PCI,USB,NVRAM)


Cougar Point-M (PCI-E,SMBUS,CLK)

PCI/USBOC# Pull-up(CLG)




Cougar Point (GPIO,VSS_NCTF,RSVD)

Clock Gen Power OK (CLG)




3/26 DB del external clock generator.


MFG-TEST



SGPIO



GPIO Pull-up/Pull-down(CLG)



Intel ME Crypto Transport Layer Security (TLS) cipher suite
Low = Disable (Default)
High = Enable

BIOS RECOVERY High = Disable (Default)
Low = Enable


TEST SET UP
High = Strong (Default)

TEST DETECT
Low = Default


DMI TERMINATION VOLTAGE OVERRIDE
Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

FDI TERMINATION VOLTAGE OVERRIDE
Low - Tx, Rx terminated to same voltage

GFX Present



Model	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
SP9 2D	0	0	0	0	0	0
SP9 3D	0	0	0	0	0	1





8/2 SI Modify

PROJECT : SP9 (Huron River)
Quanta Computer Inc.


Size Custom	Document Number PCH 4/6 (GPIO/MISC)	Rev 1A
Date: Tuesday, August 10, 2010		Sheet 9 of 49

COUGAR POINT (POWER) 7/29 SI Modify for CRT noise


7/29 SI Modify for CRT noise







IBEX PEAK-M (GND)



IBEX PEAK-M (GND)









7/18 : Del M2 solution


VREF DQ1 M2 Solution

Place these Caps near So-Dimm1.






VREF DQ1 M1 Solution






for DB2




PROJECT : SP9 (Huron River)
Quanta Computer Inc.


Size Custom	Document Number	Rev 1A
Date: Tuesday, August 10, 2010	ATI M97-M2 (PCIE I/F) 1/5	
Sheet 14 of 49		



5/6 DB add.



7/19 SI Modify remove R541\R51\C664\C50



For LVDS

reserver for
internal thermal

PV change for EC request

5/20 add for AMD

PV Add CTF function.

3D support

09

3D


 VREEG Divisor and CA

to ASIC

— — — —


0%

5/6 DB add.




3D support
eDisplay port


Mini-display port



[14,18,44] +1.0V_VGA
[14,18,42] +1.8V_VGA
5,17,18,19,26,42] +3V_VGA




MEM ID	3	2	1	0	Verona		
DVPDATA	3	2	1	0	GDDR5 Type	Configuration	Size
1	0	0	0	1	Samsung K4G10325FE-HC05 (4.0Gbps)	32*32 or 64*16 x 8 pcs	1G
2	0	0	1	0	Hynix H5GQ1H24AFR-T0C 8GA (4.0Gbps)	32*32 or 64*16 x 8 pcs	1G
3	0	0	1	1	Hynix H5GQ2H24MFR-T0C 8GA (4.0Gbps)	64*32 or 128*16 x 8 pcs	2G
4	0	1	0	0	Samsung K4G20325FC-HC05 (4.0Gbps)	64*32 or 128*16 x 8 pcs	2G




For CRT

27MHz + 100Mhz OSC Option




7/18: SI modify




AMD
0911

Ext EEPROM



7/18: SI modify

Thermal Sensor



I2C ADDRESS:
9AH



PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number ATI M97(GND&Str&Ther)4/5	Rev 1A
Date: Tuesday, August 10, 2010	Sheet 17 of 49	

[2,6,7,8,9,10,12,13,14,24,25,26,27,28,29,30,32,33,34,35,36,37,40,41,43,45,47]

[15,16,18,19,26,42] +3V_VGA

+3V

+3V_VGA

8/2: SI modify

GND

GND/PX

VSS_MECH#1	A39	X
VSS_MECH#2	AW1	X
VSS_MECH#3	AW39	X

A39 ✗
AW1 ✗
AW39 ✗

A39 ✕
AW1 ✕
AW39 ✕

A39 ✕
AW1 ✕
AW39 ✕



Straps




Table 3-34 ROM Configurations

Manufacturer	Part Number	Size	CONFIG[2:0]
Atmel	AT25F512	512 kbit	001
	AT25F512A	512 kbit	010
	AT25F1024	1 Mbit	011
	AT25F1024A	1 Mbit	011
	AT25F2048	2 Mbit	011
	AT25F4096	4 Mbit	011
ST Microelectronics	M25P05A	512 kbit	100
	M25P10A	1 Mbit	101
	M25P20	2 Mbit	101
	M25P40	4 Mbit	101
	M25P80	8 Mbit	101
Silicon Storage Technology	SST25VF512	512 kbit	010
	SST25VF010	1 Mbit	011
	SST25VF020	2 Mbit	011
	SST25VF040	4 Mbit	011
Winbond Electronics Corporation	W45B512	512 kbit	110
	W45B012	1 Mbit	111
YMC	Y25LF05	512 kbit	010
	SA25C020	2 Mbit	011
PMC	Pm25LV512	512 kbit	100
	Pm25LV010	1 Mbit	101

Default



Strap Name	Pin Straps Description	Default Value
TX_PWRS_ENB	GPI00 GPIO[1:0]:Recommend to pulling up for PICE setting. GPIO_0:PCIE full TX output swing	
TX_DEEMPH_EN	GPI01 GPIO_1:PCIE Transmitter DE-EMPHASIS enabled	
BIF_GEN2_EN	GPI02 GPIO_2:System is using PCIE GEN1 can be let it NC(ASIC internal pull down) if Gen2 just pull up for PCIE 5GT/s support. (0=PCIE GNE1,2.5GT/s ; 1=PCIE GNE2,5GT/s)	
STRAP_BIF_CLK_PM_EN	GPI08	
CONFIG[3] CONFIG[2] CONFIG[1] CONFIG[0]	GPI09 GPI013 GPI012 GPI011	
BIOS_ROM_EN	GPI022 BIOS_ROM_EN(GPIO22)=1, then Config[2:0]=GPIO[13:12:11] defines the ROM type. (See table as below)	
AUDIO[0]	VSNC	
AUD(1)	HSNC	
VSYNC_DAC2	V2SYNC	
HSYNC_DAC2	H2SYNC	
	GENERICC	



PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number VGA Core/+1.8VGFx/1.0VGFX	Rev 1A
Date: Tuesday, August 10, 2010	Sheet 19 of 49	

1GB GDDR5 : CHANNEL A-0 (64M x 16)






PROJECT : SP9 (Huron River)
Quanta Computer Inc.


Size Custom	Document Number <Doc>	Rev 1A
Date: Tuesday, August 10, 2010		Sheet 20 of 49

[15,18,21,22,23,42] +1.5V_VGA


1GB GDDR5 : CHANNEL A-1 (64M x 16)








1GB GDDR5 : CHANNEL B-0 (64M x 16)



1GB GDDR5 : CHANNEL B-1 (64M x 16)










R2





CRT




for GPU

SI ME change Footprint


SI for ME change footprint

SI add for PCH hole





for CPU

Modify H5\H6, H11\H12\H13\H16\H17, H15 at 0506



HOLDs





[2,6,7,8,9,10,12,13,14,17,24,25,26,27,28,30,32,33,34,35,36,37,40,41,43,45,47] +3V
[30,31] +5V_AVDD
[6,7,10,24,25,26,27,28,31,32,33,35,37,45,49] +5V

Close to CODEC

SI change footprint from 0603 to 0805 for IDT conform

Close to CODEC

PV non-Staff

PV Change from +5V to +5V_ADD

Close to CODEC

Close to CODEC




INT. SPEAKER

MUTE_LED


Low -->MUTE
High-->un-Mute

[35] MUTE_LED#


MUTE_LED R 2
Q23 2N7002E





SI change to TPA6130A2 and
modify sense circuit



Accelerometer Sensor



7/18: SI Add




SUBWOOFER


31

PV change R575 from 20K to 10K for HP request


SI add LDO for SUBWOOFER power



for PV




Sub-Woofer power




SI change type

GAIN1	GAIN0	dB
0	0	20
0	1	26
1	0	32
1	1	36


Change 4EQ to 2EQ



for DB2




MV add R317




7/18 SI Modify


close to Connect



SATA CD-ROM




E-SATA




SATA HDD #1

SI change pin define and footprint (the same AX)





SATA HDD #2


SI change pin define and footprint (the same AX)



Ext USB & Card Reader




Power Botton



1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND

Touch Pad Botton





PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number BT/WC/FT/Touchscreen	Rev 1A
Date: Tuesday, August 10, 2010		Sheet 34 of 49


Mini Display

35





FOR SG ONLY






PV Modify
change from non-stuff to stuff




8/5 SI modify




1. LEDVCC
2. LEDVCC
3. GND
4. GND






Mini PCI-E Card 1
WLAN


7/29 SI Modify for RF




5/13 modify from EC request




PV non-stuff




7/21 SI Modify for RF




CPU FAN



G995 layout notice




LED



SI Change Fpntprint


PV Change Fpntprint for solve SMT open issue



Clock select signal	
USB3_0_CSEL	High = External 48Mhz Low = 24MHz X'tal

PV modify add pin 13 to GND,
change pin11 to dummy

AT25F512A or AT25F512B (Atmel)
MX25L512 (Macronix)





NBS/RD2


PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size	Document Number	Rev
Custom	USB3.0	1A

Date: Tuesday, August 10, 2010 Sheet 38 of 49


+5V +/- 5%
Countinue current:5A
Peak current :6A
OCp minimum :7.5A

+3.3V +/- 5%
Countinue current:5A
Peak current:6A
OCp minimum 7.5A





PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number +5V/+3V (RT8206B)	Rev 1A
Date: Tuesday, August 10, 2010 Sheet 39 of 46		




Size Custom	Document Number +1.05V/+1.8V (RT8204C)	Rev 1/
Date: Tuesday, August 10, 2010		Sheet 41 of 46



Note: VID[0:5]=011000=0.95V VID[0:5]=011010=0.9V



Granville LP Setting


CTRL0	V0
0	0.95
1	0.9



PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number GPU CORE(ISL6264)	Rev 1A
Date: Tuesday, August 10, 2010 Sheet 43 of 46		







TOP DC_JACK
65W/90W


For EMI test only no stuff

Do Not add test pad on BATDIS_G signal



- 1.Alert trace routing between data and clock trace
- 2.Refer to ground
- 3.Keep out 20 mils






PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number CPU Core2 (NCP5911)	Rev 1A
Date: Tuesday, August 10, 2010	Sheet 48 of 50	

NB5/RD2



Vender	Size	P/N
EON	128KB	AKE37ZN0Q01 (EN25F40-100HIP)
Winbond	128KB	AKE35FN0N00 (W25X10BVSNIG)
	512KB	AKE37FN0N01 (W25X40BVSSIG)
Socket		DG008000031