

MODEL NAME : *DDP00*
DDB00

PCB NO : *LA-G341P*

BOM P/N :

Dell/Compal Confidential

Schematic Document

Superveloce

(Berlinetta CFL 4-Phase Design)

2018-05-10

Rev: Pilot A00

@ : Nopop Component

XDP@ : Nopop Component

CONN@ : Connector Component

TPM@ : TPM funct i on

EMC@ : Pop of EMI parts

VRAMS@ : Samsung GDDR5

VRAMM@ : Micron GDDR5

G0VRAMH@: Samsung GDDR5 for G0-GPU

NDS@@ : Nopop Component

N18PQ1@ : GPU N18PQ1

N18PQ3@ : GPU N18PQ3

N17PG0@ : GPU N17PG0

N17PG1@ : GPU N17PG1

UMA@ : UMA

DIS@ : DIS

UMAP@ : UMA for Presist i on

UMAX@ : UMA for XPS

3PHASEPCB@ : PCB for 3Phase

4PHASEPCB@ : PCB for 4Phase


3PHASE@ : PCB for 3Phase


4PHASE@ : PCB for 4Phase

VPRO@ : For VPRO SKU

NVPRO@ : For No-VPRO SKU

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	P01-Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-G341P
				Date:	Wednesday, June 06, 2018
				Sheet	1 of 78
				Rev	1.0/A00





Board ID	Resistor
X00	4.3K
X01	2K
X02	
X03	
A00	1K

USB3.1	DESTINATION
1	USB Conn 1 (Right Side)
2	USB Conn 2 (Left Side)
3	None
4	None
5	None
6	None

USB 2.0	DESTINATION
1	USB Conn 1 (Right Side)
2	USB Conn 2 (Left Side)
3	None
4	NGFF-1 WLAN + BT
5	None
6	None
7	Finger Print
8	None
9	Touch Screen
10	None
11	None
12	RGB CAMERA

USB OC#	DESTINATION
0	USB Conn 1 (Right Side)
1	USB Conn 2 (Left Side)
2	
3	
4	
5	
6	
7	

PCI EXPRESS	DESTINATION	USB3.0	DESTINATION
Lane 1	NGFF-1 WLAN + BT	7	None
Lane 2	None	8	None
Lane 3	None	9	None
Lane 4	None	10	None
Lane 5	CARD READER		
Lane 6	None		
Lane 7	None		
Lane 8	None		
Lane 9	SSD		
Lane 10	SSD	SATA	DESTINATION
Lane 11	SSD	0A	N/A
Lane 12	SSD	1A	SSD
Lane 13	None	0B	N/A
Lane 14	None	1B	N/A
Lane 15	None	2	HDD
Lane 16	None	3	N/A
Lane 17	Alpine Ridge	4	N/A
Lane 18		5	N/A
Lane 19			
Lane 20			

DDI	DESTINATION
1	Alpine Ridge
2	Alpine Ridge
3	HDMI 2.0

LPC	DESTINATION
ESPI/LPC0	MEC5105
LPC1	DEBUG PORT

CLKOUT_PCIE	DESTINATION	CLKOUT_PCIE	DESTINATION
0	None	10	None
1	None	11	None
2	None	12	None
3	NGFF-1 WLAN	13	None
4	CARD READER	14	None
5	Thunderbolt	15	None
6	NGFF-2 SSD		
7	GPU		
8	None		
9	None		

Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
High Speed I/O (HSIO) Type and Lane	USB3.1 #1	USB3.1 #2	USB3.1 #3	USB3.1 #4	USB3.1 #5	USB3.1 #6	USB3.1 #7	USB3.1 #8	USB3.1 #9	USB3.1 #10	PCIe #1	PCIe #2	PCIe #3	PCIe #4	PCIe #5	PCIe #6	PCIe #7	PCIe #8	PCIe #9	PCIe #10	PCIe #11	PCIe #12	SATA 0	SATA 1	SATA 2	SATA 3	SATA 4	SATA 5	SATA 6	SATA 7
Intel® RST Support											No Support	No Support			Yes						No Support		Yes				Yes			




The 30 HSIO lanes on PCB-H supports the following configurations:

- Up to 24 PCIe® Lanes
 - A maximum of 16 PCIe® Ports (or devices) can be enabled
 - When a QoS Port is enabled, the maximum number of PCIe® Ports (or devices) that can be enabled reduces based off the following:
 - Max PCIe® Ports (or devices) = 16 - QoS (0 or 1)
 - PCIe® Lanes 1-4 (PCIe® Controller #1), 5-8 (PCIe® Controller #2), 9-12 (PCIe® Controller #3), 13-16 (PCIe® Controller #4), 17-20 (PCIe® Controller #5), and 21-24 (PCIe® Controller #6) can be individually configured
- Up to 6 SATA Lanes
 - A maximum of 6 SATA Ports (or devices) can be enabled
 - SATA Lane 0 has the flexibility to be mapped to Flex I/O Lane 16 or 18
 - SATA Lane 1 has the flexibility to be mapped to Flex I/O Lane 17 or 19
- Up to 10 USB 3.1 Lanes
 - A maximum of 10 USB 3.1 Ports (or devices) can be enabled
- Up to 4 QoS Lanes
 - A maximum of 1 QoS Port (or device) can be enabled
- Supports up to 3 Remapped (Intel® Rapid Storage Technology) PCIe® storage devices
 - #2 and #4 PCIe® NVMe SSD
 - #2 Intel® Optane® Memory Device
 - See the "PCI Express" (PCIe®) chapter for the 8 ON PCIe® Controllers configuration
- For unused SATA/PCIe® Combo Lanes, Flex I/O Lanes that can be configured as PCIe® or SATA, the lanes must be statically assigned to SATA or PCIe® via the SATA/PCIe Combo Port Software discussed in the SPI Programming Guide and through the Intel® Flash Image Tool (FIT) tool.

Symbol Note :

↓ : means Digital Ground ⏏ : means Analog Ground

Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title P04-Notes List	
Size		Document Number LA-G341P	Rev 1.0(A00)
Date: Wednesday, June 06, 2018		Sheet	4 of 76



<23> PEG_HTX_C_GRX_P0_15] << PEG_HTX_C_GRX_P0_15] << PEG_HTX_C_GRX_N0_15] << PEG_HTX_C_GRX_P14 << PEG_HTX_C_GRX_N14 << PEG_HTX_C_GRX_P13 << PEG_HTX_C_GRX_N13 << PEG_HTX_C_GRX_P12 << PEG_HTX_C_GRX_N12 << PEG_HTX_C_GRX_P11 << PEG_HTX_C_GRX_N11 << PEG_HTX_C_GRX_P10 << PEG_HTX_C_GRX_N10 << PEG_HTX_C_GRX_P9 << PEG_HTX_C_GRX_N9 << PEG_HTX_C_GRX_P8 << PEG_HTX_C_GRX_N8 << PEG_HTX_C_GRX_P7 << PEG_HTX_C_GRX_N7 << PEG_HTX_C_GRX_P6 << PEG_HTX_C_GRX_N6 << PEG_HTX_C_GRX_P5 << PEG_HTX_C_GRX_N5 << PEG_HTX_C_GRX_P4 << PEG_HTX_C_GRX_N4 << PEG_HTX_C_GRX_P3 << PEG_HTX_C_GRX_N3 << PEG_HTX_C_GRX_P2 << PEG_HTX_C_GRX_N2 << PEG_HTX_C_GRX_P1 << PEG_HTX_C_GRX_N1 << PEG_HTX_C_GRX_P0 << PEG_HTX_C_GRX_N0

+VCCIO

RH24

<18> DMI_CRX_PTX_P0 << DMI_CRX_PTX_N0 <18> DMI_CRX_PTX_P1 << DMI_CRX_PTX_N1 <18> DMI_CRX_PTX_P2 << DMI_CRX_PTX_N2 <18> DMI_CRX_PTX_P3 << DMI_CRX_PTX_N3

To Alpine Ridge

To Alpine Ridge

To DP to HDMI Converter (DMI/P817582)

PEG_GTX_C_HRX_P15 E26 PEG_GTX_C_HRX_N15 D25 PEG_GTX_C_HRX_P14 E24 PEG_GTX_C_HRX_N14 D24 PEG_GTX_C_HRX_P13 E23 PEG_GTX_C_HRX_N13 D23 PEG_GTX_C_HRX_P12 E22 PEG_GTX_C_HRX_N12 D22 PEG_GTX_C_HRX_P11 E21 PEG_GTX_C_HRX_N11 D21 PEG_GTX_C_HRX_P10 E20 PEG_GTX_C_HRX_N10 D20 PEG_GTX_C_HRX_P9 E19 PEG_GTX_C_HRX_N9 D19 PEG_GTX_C_HRX_P8 E18 PEG_GTX_C_HRX_N8 D18 PEG_GTX_C_HRX_P7 E17 PEG_GTX_C_HRX_N7 D17 PEG_GTX_C_HRX_P6 E16 PEG_GTX_C_HRX_N6 D16 PEG_GTX_C_HRX_P5 E15 PEG_GTX_C_HRX_N5 D15 PEG_GTX_C_HRX_P4 E14 PEG_GTX_C_HRX_N4 D14 PEG_GTX_C_HRX_P3 E13 PEG_GTX_C_HRX_N3 D13 PEG_GTX_C_HRX_P2 E12 PEG_GTX_C_HRX_N2 D12 PEG_GTX_C_HRX_P1 E11 PEG_GTX_C_HRX_N1 D11 PEG_GTX_C_HRX_P0 E10 PEG_GTX_C_HRX_N0 D10

<18> DMI_CRX_PTX_P0 << DMI_CRX_PTX_N0 <18> DMI_CRX_PTX_P1 << DMI_CRX_PTX_N1 <18> DMI_CRX_PTX_P2 << DMI_CRX_PTX_N2 <18> DMI_CRX_PTX_P3 << DMI_CRX_PTX_N3

RH24

1

2

24.9 0201 1%

PEG_ROMP

Trace Width/Space: 15 mil/ 15 mil

Max Trace Length: 600 mil

PEG_ROMP

Trace Width/Space: 15 mil/ 15 mil

Max Trace Length: 600 mil

PEG_ROMP

Trace Width/Space: 15 mil/ 15 mil

Max Trace Length: 600 mil

PEG_ROMP

Trace Width/Space: 15 mil/ 15 mil

Max Trace Length: 600 mil

PEG_ROMP

Trace Width/Space: 15 mil/ 15 mil

Max Trace Length: 600 mil

PEG_ROMP

Trace Width/Space: 15 mil/ 15 mil

Max Trace Length: 600 mil

PEG_ROMP

Trace Width/Space: 15 mil/ 15 mil

Max Trace Length: 600 mil

PEG_ROMP

Trace Width/Space: 15 mil/ 15 mil

Max Trace Length: 600 mil

PEG_ROMP

Trace Width/Space: 15 mil/ 15 mil

Max Trace Length: 600 mil

PEG_ROMP

UHIIC

PEG_RXP_0

PEG_RXN_0

PEG_RXP_1

PEG_RXN_1

PEG_RXP_2

PEG_RXN_2

PEG_RXP_3

PEG_RXN_3

PEG_RXP_4

PEG_RXN_4

PEG_RXP_5

PEG_RXN_5

PEG_RXP_6

PEG_RXN_6

PEG_RXP_7

PEG_RXN_7

PEG_RXP_8

PEG_RXN_8

PEG_RXP_9

PEG_RXN_9

PEG_RXP_10

PEG_RXN_10

PEG_RXP_11

PEG_RXN_11

PEG_RXP_12

PEG_RXN_12

PEG_RXP_13

PEG_RXN_13

PEG_RXP_14

PEG_RXN_14

PEG_RXP_15

PEG_RXN_15

PEG_RXP_16

PEG_RXN_16

PEG_RXP_17

PEG_RXN_17

PEG_RXP_18

PEG_RXN_18

PEG_RXP_19

PEG_RXN_19

PEG_RXP_20

PEG_RXN_20

PEG_RXP_21

PEG_RXN_21

PEG_RXP_22

PEG_RXN_22

PEG_RXP_23

PEG_RXN_23

UHIIC

PEG_RXP_0

PEG_RXN_0

PEG_RXP_1

PEG_RXN_1

PEG_RXP_2

PEG_RXN_2

PEG_RXP_3

PEG_RXN_3

PEG_RXP_4

PEG_RXN_4

PEG_RXP_5

PEG_RXN_5

PEG_RXP_6

PEG_RXN_6

PEG_RXP_7

PEG_RXN_7

PEG_RXP_8

PEG_RXN_8

PEG_RXP_9

PEG_RXN_9

PEG_RXP_10

PEG_RXN_10

PEG_RXP_11

PEG_RXN_11

PEG_RXP_12

PEG_RXN_12

PEG_RXP_13

PEG_RXN_13

PEG_RXP_14

PEG_RXN_14

PEG_RXP_15

PEG_RXN_15

PEG_RXP_16

PEG_RXN_16

PEG_RXP_17

PEG_RXN_17

PEG_RXP_18

PEG_RXN_18

PEG_RXP_19

PEG_RXN_19

PEG_RXP_20

PEG_RXN_20

PEG_RXP_21

PEG_RXN_21

PEG_RXP_22

PEG_RXN_22

PEG_RXP_23

PEG_RXN_23

UHIIC

PEG_RXP_0

PEG_RXN_0

PEG_RXP_1

PEG_RXN_1

PEG_RXP_2

PEG_RXN_2

PEG_RXP_3

PEG_RXN_3

PEG_RXP_4

PEG_RXN_4

PEG_RXP_5

PEG_RXN_5

PEG_RXP_6

PEG_RXN_6

PEG_RXP_7

PEG_RXN_7

PEG_RXP_8

PEG_RXN_8

PEG_RXP_9

PEG_RXN_9

PEG_RXP_10

PEG_RXN_10

PEG_RXP_11

PEG_RXN_11

PEG_RXP_12

PEG_RXN_12

PEG_RXP_13

PEG_RXN_13

PEG_RXP_14

PEG_RXN_14

PEG_RXP_15

PEG_RXN_15

PEG_RXP_16

PEG_RXN_16

PEG_RXP_17

PEG_RXN_17

PEG_RXP_18

PEG_RXN_18

PEG_RXP_19

PEG_RXN_19

PEG_RXP_20

PEG_RXN_20

PEG_RXP_21

PEG_RXN_21

PEG_RXP_22

PEG_RXN_22

PEG_RXP_23

PEG_RXN_23

UHIIC

PEG_RXP_0

PEG_RXN_0

PEG_RXP_1

PEG_RXN_1

PEG_RXP_2

PEG_RXN_2

PEG_RXP_3

PEG_RXN_3

PEG_RXP_4

PEG_RXN_4

PEG_RXP_5

PEG_RXN_5

PEG_RXP_6

PEG_RXN_6

PEG_RXP_7

PEG_RXN_7

PEG_RXP_8

PEG_RXN_8

PEG_RXP_9

PEG_RXN_9

PEG_RXP_10

PEG_RXN_10

PEG_RXP_11

PEG_RXN_11

PEG_RXP_12

PEG_RXN_12

PEG_RXP_13

PEG_RXN_13

PEG_RXP_14

PEG_RXN_14

PEG_RXP_15

PEG_RXN_15

PEG_RXP_16

PEG_RXN_16

PEG_RXP_17

PEG_RXN_17

PEG_RXP_18

PEG_RXN_18

PEG_RXP_19

PEG_RXN_19

PEG_RXP_20

PEG_RXN_20

PEG_RXP_21

PEG_RXN_21

PEG_RXP_22

PEG_RXN_22

PEG_RXP_23

PEG_RXN_23

UHIIC

PEG_RXP_0

PEG_RXN_0

PEG_RXP_1

PEG_RXN_1

PEG_RXP_2

PEG_RXN_2

PEG_RXP_3

PEG_RXN_3

PEG_RXP_4

PEG_RXN_4

PEG_RXP_5

PEG_RXN_5

PEG_RXP_6

PEG_RXN_6

PEG_RXP_7

PEG_RXN_7

PEG_RXP_8

PEG_RXN_8

PEG_RXP_9

PEG_RXN_9

PEG_RXP_10

PEG_RXN_10

PEG_RXP_11

PEG_RXN_11

PEG_RXP_12

PEG_RXN_12

PEG_RXP_13

PEG_RXN_13

PEG_RXP_14

PEG_RXN_14

PEG_RXP_15

PEG_RXN_15

PEG_RXP_16

PEG_RXN_16

PEG_RXP_17

PEG_RXN_17

PEG_RXP_18

PEG_RXN_18

PEG_RXP_19

PEG_RXN_19

PEG_RXP_20

PEG_RXN_20

PEG_RXP_21

PEG_RXN_21

PEG_RXP_22

PEG_RXN_22

PEG_RXP_23

PEG_RXN_23

UHIIC

PEG_RXP_0

PEG_RXN_0


PEG_RXP_1

PEG_RXN_1

PEG_RXP_2

<


Interleave




Security Classification		Compal Secret Data			
Issued Date		2017/06/21		Deciphered Date	
				2027/06/21	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				P08-CPU(2/7) DDR4	
				Size C Document Number Rev 1.0(A)	
Date:		Wednesday, June 06, 2018		Sheet 8 of 76	

CFG Straps for Processor


Stall reset sequence after PCU PLL lock until de-asserted	
CFG0	* 1 = (Default) Normal Operation; No stall. 0 = Stall.



Display Port	Presence Strap
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port ★ 0 : Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps	
	*11: (Default) x16 - Device 1 functions 1 and 2 disabled
CFG[6:5]	10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
	01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
	00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	★ 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training




Table 2-13. PCI Express® Bifurcation and Lane Reversal Mapping

Bifurcation	Link Width			CFG Signals			Lanes																	
	0:10	0:11	0:12	CFG [6]	CFG [5]	CFG [2]	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		
1x16	x16	N/A	N/A	1	1	1	0																	
1x15 Reversed	x16	N/A	N/A	1	1	0	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
2x8	x8	x8	N/A	1	0	1	0	1	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
2x8 Reversed	x8	x8	N/A	1	0	0	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
16x4+2x4	x8	x4	x4	0	0	1	0	1	0	1	2	3	4	5	6	7	0	1	2	3	0	1	2	3
16x4+2x4 Reversed	x8	x4	x4	0	0	0	0	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0	

For CFG bus details, refer to [section 6.4](#).
 For CPG bus, provide for narrow width and use devices with lower number of lanes (that is, usage on x4 configuration), however further bifurcation is not supported.
 If there more than one device is connected, the device with the highest lane count, should always be connected to the lower lanes, as follows:








- Connect lane 0 of 1st device to lane 0.
- Connect lane 0 of 2nd device to lane 8.
- Connect lane 0 of 3rd device to lane 12.


For example:


- a. When using 1x8 + 2x4, the 8 lane device should use lanes 0:7.
- b. When using 1x16 + 1x8, the 8 lane device should use lanes 0:3, and other 2 lane device should use lanes 8:9.
- c. When using 1x16 + 2x4 + 1x1, 8 lane device should use lanes 0:3, two 4 lane device should use lanes 8:9, one 1 lane device should use lane 12.

For reversal lanes, for example:

- When using 1x8, the 8 lane device should use lanes 8:15, so lane 15 will be connected to lane 0 of the Device.
- For Basin Falls platform use 1x8+2x4 bifurcation







Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P12-CPU(6/7) PWR,VGT
Size	Document	Number	Rev	1.0(A00)
Date:	Wednesday, June 08, 2018	Sheet	12 of 76	

CFL-H		
UH1F		
A10	VSS_1	VSS_82
A12	VSS_2	VSS_83
A16	VSS_3	VSS_84
A18	VSS_4	VSS_85
A20	VSS_5	VSS_86
A22	VSS_6	VSS_87
A24	VSS_7	VSS_88
A26	VSS_8	VSS_89
A28	VSS_9	VSS_90
A30	VSS_10	VSS_91
A6	VSS_11	VSS_92
A9	VSS_12	VSS_93
AA12	VSS_13	VSS_94
AA29	VSS_14	VSS_95
AA30	VSS_15	VSS_96
AB33	VSS_16	VSS_97
AB34	VSS_17	VSS_98
AB6	VSS_18	VSS_99
AC1	VSS_19	VSS_100
AC12	VSS_20	VSS_101
AC2	VSS_21	VSS_102
AC3	VSS_22	VSS_103
AC37	VSS_23	VSS_104
AC38	VSS_24	VSS_105
AC4	VSS_25	VSS_106
AC5	VSS_26	VSS_107
AC6	VSS_27	VSS_108
AD10	VSS_28	VSS_109
AD11	VSS_29	VSS_110
AD12	VSS_30	VSS_111
AD29	VSS_31	VSS_112
AD30	VSS_32	VSS_113
AD6	VSS_33	VSS_114
AD8	VSS_34	VSS_115
AD9	VSS_35	VSS_116
AE33	VSS_36	VSS_117
AE34	VSS_37	VSS_118
AE6	VSS_38	VSS_119
AF1	VSS_39	VSS_120
AF12	VSS_40	VSS_121
AF13	VSS_41	VSS_122
AF14	VSS_42	VSS_123
AF2	VSS_43	VSS_124
AF3	VSS_44	VSS_125
AF4	VSS_45	VSS_126
AG10	VSS_46	VSS_127
AG11	VSS_47	VSS_128
AG13	VSS_48	VSS_129
AG29	VSS_49	VSS_130
AG30	VSS_50	VSS_131
AG6	VSS_51	VSS_132
AG7	VSS_52	VSS_133
AG8	VSS_53	VSS_134
AH12	VSS_54	VSS_135
AH33	VSS_55	VSS_136
AH34	VSS_56	VSS_137
AH35	VSS_57	VSS_138
AH36	VSS_58	VSS_139
AH6	VSS_59	VSS_140
AJ1	VSS_60	VSS_141
AJ13	VSS_61	VSS_142
AJ2	VSS_62	VSS_143
AJ3	VSS_63	VSS_144
AJ37	VSS_64	VSS_145
AJ38	VSS_65	VSS_146
AJ4	VSS_66	VSS_147
AJ5	VSS_67	VSS_148
AJ6	VSS_68	VSS_149
W4	VSS_69	VSS_150
W5	VSS_70	VSS_151
Y10	VSS_71	VSS_152
Y11	VSS_72	VSS_153
Y13	VSS_73	VSS_154
Y14	VSS_74	VSS_155
Y37	VSS_75	VSS_156
Y38	VSS_76	VSS_157
Y7	VSS_77	VSS_158
Y8	VSS_78	VSS_159
Y9	VSS_79	VSS_160
AK29	VSS_80	VSS_161
AK30	VSS_81	VSS_162

CFL-H_BGA1440
@

CFL-H		
UH1G		
AW5	VSS_163	VSS_244
AY12	VSS_164	VSS_245
AY33	VSS_165	VSS_246
AY34	VSS_166	VSS_247
B8	VSS_167	VSS_248
BA10	VSS_168	VSS_249
BA11	VSS_169	VSS_250
BA12	VSS_170	VSS_251
BA37	VSS_171	VSS_252
BA38	VSS_172	VSS_253
BA6	VSS_173	VSS_254
BA7	VSS_174	VSS_255
BA8	VSS_175	VSS_256
BA9	VSS_176	VSS_257
BB1	VSS_177	VSS_258
BB12	VSS_178	VSS_259
BB2	VSS_179	VSS_260
BB29	VSS_180	VSS_261
BB3	VSS_181	VSS_262
BB30	VSS_182	VSS_263
BB4	VSS_183	VSS_264
BB5	VSS_184	VSS_265
BB6	VSS_185	VSS_266
BC12	VSS_186	VSS_267
BC13	VSS_187	VSS_268
BC14	VSS_188	VSS_269
BC33	VSS_189	VSS_270
BC34	VSS_190	VSS_271
BC6	VSS_191	VSS_272
BD10	VSS_192	VSS_273
BD11	VSS_193	VSS_274
BD12	VSS_194	VSS_275
BD37	VSS_195	VSS_276
BD6	VSS_196	VSS_277
BD7	VSS_197	VSS_278
BD8	VSS_198	VSS_279
BD9	VSS_199	VSS_280
BE1	VSS_200	VSS_281
BE2	VSS_201	VSS_282
BE29	VSS_202	VSS_283
BE3	VSS_203	VSS_284
BE30	VSS_204	VSS_285
BE4	VSS_205	VSS_286
BE5	VSS_206	VSS_287
BE6	VSS_207	VSS_288
BF12	VSS_208	VSS_289
BF33	VSS_209	VSS_290
BF34	VSS_210	VSS_291
BF6	VSS_211	VSS_292
BG12	VSS_212	VSS_293
BG13	VSS_213	VSS_294
BG14	VSS_214	VSS_295
BG37	VSS_215	VSS_296
BG38	VSS_216	VSS_297
BG6	VSS_217	VSS_298
BH1	VSS_218	VSS_299
BH10	VSS_219	VSS_300
BH11	VSS_220	VSS_301
BH12	VSS_221	VSS_302
BH14	VSS_222	VSS_303
BH2	VSS_223	VSS_304
BH3	VSS_224	VSS_305
BH4	VSS_225	VSS_306
BH5	VSS_226	VSS_307
BH6	VSS_227	VSS_308
BH7	VSS_228	VSS_309
BH8	VSS_229	VSS_310
BH9	VSS_230	VSS_311
T2	VSS_231	VSS_312
T3	VSS_232	VSS_313
T33	VSS_233	VSS_314
T34	VSS_234	VSS_315
T4	VSS_235	VSS_316
T5	VSS_236	VSS_317
T7	VSS_237	VSS_318
T8	VSS_238	VSS_319
T9	VSS_239	VSS_320
U37	VSS_240	VSS_321
U38	VSS_241	VSS_322
UJ12	VSS_242 or	VSS_323
UJ14	VSS_243 or	VSS_324

CFL-H_BGA1440
@

CFL-H		
UH1H		
BN4	VSS_325	VSS_409
BN7	VSS_326	VSS_410
BP12	VSS_327	VSS_411
BP14	VSS_328	VSS_412
BP16	VSS_329	VSS_413
BP21	VSS_330	VSS_414
BP24	VSS_331	VSS_415
BP25	VSS_332	VSS_416
BP26	VSS_333	VSS_417
BP29	VSS_334	VSS_418
BP33	VSS_335	VSS_419
BP34	VSS_336	VSS_420
BP7	VSS_337	VSS_421
BR12	VSS_338	VSS_422
BR14	VSS_339	VSS_423
BR18	VSS_340	VSS_424
BR21	VSS_341	VSS_425
BR24	VSS_342	VSS_426
BR25	VSS_343	VSS_427
BR26	VSS_344	VSS_428
BR29	VSS_345	VSS_429
BR34	VSS_346	VSS_430
BR36	VSS_347	VSS_431
BT12	VSS_348	VSS_432
BT14	VSS_349	VSS_433
BT18	VSS_350	VSS_434
BT21	VSS_351	VSS_435
BT24	VSS_352	VSS_436
BT26	VSS_353	VSS_437
BT29	VSS_354	VSS_438
BT32	VSS_355	VSS_439
BT5	VSS_356	VSS_440
C11	VSS_357	VSS_441
C13	VSS_358	VSS_442
C15	VSS_359	VSS_443
C17	VSS_360	VSS_444
C19	VSS_361	VSS_445
C21	VSS_362	VSS_446
C23	VSS_363	VSS_447
C25	VSS_364	VSS_448
C27	VSS_365	VSS_449
C29	VSS_366	VSS_450
C31	VSS_367	VSS_451
C37	VSS_368	VSS_452
C5	VSS_369	VSS_453
C8	VSS_370	VSS_454
C9	VSS_371	VSS_455
D10	VSS_372	VSS_456
D12	VSS_373	VSS_457
D14	VSS_374	VSS_458
D16	VSS_375	VSS_459
D18	VSS_376	VSS_460
D20	VSS_377	VSS_461
D22	VSS_378	VSS_462
D24	VSS_379	VSS_463
D26	VSS_380	VSS_464
D28	VSS_381	VSS_465
D3	VSS_382	VSS_466
D30	VSS_383	VSS_467
D33	VSS_384	VSS_468
D6	VSS_385	VSS_469
D9	VSS_386	VSS_470
E34	VSS_387	VSS_471
E35	VSS_388	VSS_472
E38	VSS_389	VSS_473
E4	VSS_390	VSS_474
E9	VSS_391	VSS_475
N3	VSS_392	VSS_476
N33	VSS_393	VSS_477
N34	VSS_394	VSS_478
N4	VSS_395	VSS_479
N5	VSS_396	
N6	VSS_397	VSS_A3
N7	VSS_398	VSS_A4
N8	VSS_399	VSS_B3
N9	VSS_400	VSS_B3
P12	VSS_401	VSS_B37
P37	VSS_402	VSS_BR38
M14	VSS_403	VSS_BT3
M6	VSS_404	VSS_BT35
N1	VSS_405	VSS_BT36
F11	VSS_406	VSS_BT4
F13	VSS_407 or VSS_C2	VSS_D38

CFL-H_BGA1440
@

Security Classification		Compal Secret Data		Title	
Issued Date		2017/06/21		Deciphered Date	
		2027/06/21		Rev	
Size		Document		Number	
Custome				1.0(A00)	
Date:		Wednesday, June 06, 2018		Sheet 13 of 76	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.

P13-CPU(7/7) VSS


The circuit diagram shows a 4-bit DAC implemented with four op-amp buffers (CD4050) and four resistors (10kΩ). The input is a 2.5V MEM signal. The output is taken from the output of the first buffer (CD4050.1). The circuit is configured as a summing amplifier where the output voltage is the weighted sum of the four input bits, each multiplied by a weight of 1/16.

A circuit diagram showing a parallel combination of four capacitors connected to a 0.6V DC source. The capacitors are labeled CD15, CD14, CD13, and CD12. Each capacitor has a value of 100,000.03VGM and a tolerance of 1. The capacitors are connected in parallel, and the voltage across each is 0.6V.


The schematic diagram illustrates the power distribution for a 12V DDR memory module. It features two rows of memory chips, each connected to a common 1.2V DDR power plane. The top row includes chips CD78, CD79, CD76, CD77, CD74, CD75, CD71, and CD72. The bottom row includes chips CD11, CD10, CD9, CD8, CD7, CD6, CD5, and CD4. Each chip is connected to the power plane through a 0.0015 3V3W6K capacitor. The power plane is labeled +1.2V_DDR and has a ground symbol at the bottom.



CPU Side













DIMM Side







Security Classification	Compal Secret Data			Compal Electronics, Inc. P14-DDR4 DIMMA	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL TRADE SECRET INFORMATION. THIS SHEET MUST NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT, EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NOTHING IN THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	2018/06/21
				Size	14 x 11 x 76
				Rev	1.0/1
				Part No.	LA-G341P

Security Classification	Compal Secret Data				Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	P15-DDRA DIMMB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE POSSESSION OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Drawing Number	
				LA-G34P		
				Date:	Wednesday, June 05, 2018	Sheet
				Rev	1.0/4	






SPI ROM FOR ME (32MByte)






Follow Beaver Creek



RTC CRYSTAL



NGFF - WLAN
Card Reader
Thunderbolt
NGFF - SSD
GPU - (N17P-GX ; N18P-Q1)






















Close PR313





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P17-PCH (2/7) CLK,SPI,PLTRST
Size	Document Number	LA-G341P	Rev	1.0(100)
Date:	Wednesday, June 06, 2018	Sheet	17	of 76

HDA_SDO / I2SO_TXD
ME_FWP PCH has internal 20K PD.
FLASH DESCRIPTOR SECURITY OVERRIDE
1=Disable ME Protect (ME can be updated)
0=Enable ME Protect (ME cannot be updated)



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THE SHEET, INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P18-PCH (3/7) PM,HDA,SMB,JTAG
Size	Document Number	LA-G341P	Rev	1.0(90)
Date:	Wednesday, June 06, 2018	Sheet	18	of 76





Three circuit diagrams illustrating the connection of the +3V_PCH pin to different components:

- Diagram 1 (Left):** The +3V_PCH pin is connected to a pull-up resistor (RH564, 100K_0402_5%). The other terminal of the resistor is connected to the BID_DIS signal line. The signal line is shown with a voltage level of <17.4uV.
- Diagram 2 (Middle):** The +3V_PCH pin is connected to a pull-up resistor (RH566, 100K_0402_5%). The other terminal of the resistor is connected to the BID_BC signal line. The signal line is shown with a voltage level of <17.4uV.
- Diagram 3 (Right):** The +3V_PCH pin is connected to a pull-up resistor (RH5857, 100K_0201_5%). The other terminal of the resistor is connected to the BID_GPU signal line. The signal line is shown with a voltage level of <17.4uV.











Diagram illustrating the CPU ID pin configuration for the RH5876. The CPU_ID pin is connected to a 3V_PCH supply through a 100K_0402_5% resistor. The CPU_ID pin is also connected to a 100K_0402_5% resistor, which is connected to ground. The CPU_ID pin is labeled as CPU_ID and has a red arrow pointing to it. The CPU_ID pin is also connected to a 100K_0402_5% resistor, which is connected to ground. The CPU_ID pin is labeled as CPU_ID and has a red arrow pointing to it.

SYSTEM ID #3 (Vr)
HIGH =4PHASE
LOW =3PHASE











Memory Partition A- Low 32 bit



MF=0



MF=1



Memory Partition A- Lower 32 bit







Table 4. N17P-Q1 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Mx32	1.35V	Samsung	K4G80325FB-HC03	B-die	0x8	6 Gbps	N/A	Full	Production candidate
			Micron	MT51J256M32HF-60:A	A-die	0x9	6 Gbps	N/A	Full	Production candidate

Notes:

1. For N17P-Q1, the maximum allowable memory case temperature is 85 °C.

SMB_ALT_ADDR	State	DEVID_SEL	State	PCIE_CFG	State	VGA_DEVICE	State
Low	Single GPU	Low	Original Device	Low	Normal signal swing	Low	3D Device
High	Dual GPU	High	Re-brand Device ID	High	Reduce the signal amplitude	High	VGA Device

Table 5.5 SMB ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

Strap Pins ^{Note 1}			Functions Selected by This Strapping			
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0

Table 5.2 RAMCFG

Strap Pins ^{see Note}			RAMCFG Setting Number	
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)	
L	L	L	0 (0x0000)	SAMSUNG
L	L	H	1 (0x0001)	MICRON
L	H	L	2 (0x0002)	HYNIX

Table 3. N17P-G0/-G1 GDDR5 Recommended Memories


Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
			Samsung	K4G80325FB-HC28	B-die	0x0	7 Gbps	N/A	Full	Production ready
			Samsung	K4G80325FB-HC25	B-die	0x0	8 Gbps	N/A	N/A	Substitution allowed with waiver ¹
			Micron	MT51J256M32HF-70:A	A-die	0x1	7 Gbps	N/A	Full	Production ready
			Micron	MT51J256M32HF-80:A	A-die	0x1	8 Gbps	N/A	N/A	Substitution allowed with waiver ¹
			Hynix	H5GC8H24WJR-R0C	M-die	0x2	7 Gbps	N/A	Full	Post production ready
			Hynix	H5GQ8H24WJR-R4C	M-die	0x2	8 Gbps	N/A	N/A	Substitution allowed with waiver ¹

Table 15-3. GB2B-64, GB4B-128 and GB3B-256 Multi-level Mode Strapping


Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Stuff 49.9 kΩ pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AON and pull-down to GND.			
STRAP2	Do not stuff.			
STRAP3				
STRAP4				

Berlinetta MLK			
Straps	(N17P-Q1)	(N17P-G0)	
Net NAME	state	State	defind
ROM_SCLK	PD 5K	"M"	SOR_EXPOSED(LSB)
ROM_SI	Base on memory RVL	"H"	SOR_EXPOSED
ROM_SO	PD 5K	"H"	SOR_EXPOSED(MSB)
STRAP0	PU 49.9K		RAMCFG(LSB)
STRAP1	Do not stuff		RAMCFG
STRAP2	Do not stuff		RAMCFG(MSB)
STRAP3	Do not stuff	"L"	SMB_ALT_ADDR(0), DEVIE_SEL(0)
STRAP4	Do not stuff	"L"	PCIE_CFG(0), VGA_DEVICE(0)
STRAP5	Unused	"L"	


+1.8V_3.3V_GFX_RUN



+1.8VALW to +1.8V_3.3V_GFX_AON




Discharge




NVVDDS Enable


NVVDDS Enable




NVVDD Enable




+5VALW to +5VS
+3VALW to +3VS




Touch Screen Load Switch & Card Reader




eDP & Camera Load Switch




+1.8VALW to +1.8V_PCH




WLAN Load Switch




+3VALW to +3V_PCH








HDD, SSD Load Switch




+VCCST Load Switch




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title P32-DC/DC SYSTEM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size LA-G341P	Rev 1.0(00)
				Date: Wednesday, June 06, 2018	Sheet 32 of 76





LCD backlight PWR CTRL




Touch Screen Conn.











eDP & CCD(RGB) Conn.









Security Classification	Compal Secret Data		Title	
Issued Date	2017/06/21	Deciphered Date	2017/06/21	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Rev 1.0/0.0 Date: Wednesday, June 15, 2018 Sheet 34 of 75	












Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Size	
2017/06/21		2027/06/21		Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		LA-G34IP		Rev	
Date: Wednesday, June 06, 2018		Sheet		1.0/400	
		39		76	

HDMI change to CPU to PS185 to CONN


Place between ESD and CM-Choke

Place close to JHDMI1




HDMI DDC

HDMI conn




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	P40-HDMI Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0/000
				Document Number	
				LA-G341P	
Date:		Wednesday, June 06, 2018		Sheet	40 of 76

M.2 Slot-A Key-A (WLAN + BT)




Reserve for EMI




M.2 Slot-C Key-M (SSD)

PCIe SSD



SATA SSD 1A



HDD CONN




Place near HDD CONN (JHDD1)



BYPASS Circuit

Free Fall Sensor



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-G341P
				Rev
				1.0/000
				Date: Wednesday, June 06, 2018
				Sheet 44 of 76

USB Powershare

Device Control Pins				Flow Line Condition
CTL1	CTL2	CTL3	ILIM_SEL	
0	1	1	X	DCP AUTO
1	1	1	0	SDP
1	1	1	1	CDP

Suspend mode	CTL1 = 0 : Enable Power Share DCP mode in Suspend mode
	CTL1 = 1 : Disable Power Share in Suspend mode (For Support USB wake)
S0 mode	ILIM_SEL = 0 : SDP mode (0.9A by ILIM_LO setting)
	ILIM_SEL = 1 : CDP mode (STATUS# trigger by ILIM_HI =2.2A)






USB3.1 / USB2.0 Port1 (Right Side)

USB3.1 / USB2.0 Port2 (Left Side)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	P45-USB Powershare
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Wednesday, June 06, 2018

Device Control Pins				Flow Line Condition
CTL1	CTL2	CTL3	ILIM_SEL	
0	1	1	X	DCP AUTO
1	1	1	0	SDP
1	1	1	1	CDP

Suspend mode	CTL1 = 0 : Enable Power Share DCP mode in Suspend mode
	CTL1 = 1 : Disable Power Share in Suspend mode (For Support USB wake)
S0 mode	ILIM_SEL = 0 : SDP mode (0.9A by ILIM_LO setting)
	ILIM_SEL = 1 : CDP mode (STATUS# trigger by ILIM_HI =2.2A)




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CURRENT USER OR REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P45-USB Powershare		
				Size	Document Number	Rev
				LA-G341P		
Date: Wednesday, June 06, 2018				Sheet	45	of 76




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	P46-USB3.1 retimer	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
						1.0 (0.00)
				Date:	Wednesday, June 06, 2018	Sheet


USB3.1 / USB2.0 Port1 (Left Side (BOT))



USB3.1 / USB2.0 Port2 (Right Side (BOT))



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P47-USB3.1/USB2.0 conn		
				Size	Document Number	Rev
				LA-G341P		
				Date:	Wednesday, June 06, 2018	Sheet 47 of 76
				Rev 1.0(400)		




RE67	CE51	REV	PHASE
240K 4700p	X00	EVT	
130K 4700p	X01	PRE DVT	
62K 4700p	X02	DVT1	
33K 4700p	X03	DVT2	
8.2K 4700p	A00		
4.3K 4700p	X00 4P		
2K 4700p	X01 4P	DVT2	
1K 4700p	A00 4P	Pilot	

BOARD_ID rise time is measured from 5%-68%.

Thermal diode mapping			
5085 Channel	Locat i on	5085 Channel	Locat i on
DP1A/DN1A	FAN1	DP1/DN1	OTP
DP2A/DN2A	Skin1	DP2/DN2	Skin2
DP3A/DN3A	JDIMM	DP3/DN3	AR
DP4A/DN4A	SSD	DP4/DN4	FAN2

Security Classification		Compal Secret Data		Title	
Issued Date	2017/06/21	Declassified Date		2027/06/21	
THE SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.					
Rev	Document Number	P48-EC MEC 5105		Rev	
Issue	Worksheet	Date 16, 2018		Page 48 of 78	



Bat tery Gauge LED

<48> BATT_LED#_LV5

<48> BATT_LED#_LV4

<48> BATT_LED#_LV3

<48> BATT_LED#_LV2

<48> BATT_LED#_LV1

+3VALW

+5VALW

LED5 27-21-TSD-CP1Q2B16Y-3C_WHITE

LED4 27-21-TSD-CP1Q2B16Y-3C_WHITE

LED3 27-21-TSD-CP1Q2B16Y-3C_WHITE

LED2 27-21-TSD-CP1Q2B16Y-3C_WHITE

LED1 27-21-TSD-CP1Q2B16Y-3C_WHITE

BAT_LED#_LV5_D

BAT_LED#_LV4_D

BAT_LED#_LV3_D

BAT_LED#_LV2_D

BAT_LED#_LV1_D

RL1 1 2 820.0402 5%

RL2 1 2 820.0402 5%

RL3 1 2 820.0402 5%

RL4 1 2 820.0402 5%

RL5 1 2 820.0402 5%

2N7002KDW_SOT363-6

2N7002KDW_SOT363-6

2N7002KDW_SOT363-6

2N7002KDW_SOT363-6

L2N7002WT1G_SC-70-3

EC GPIO set to OD output

The diagram shows a timing diagram for the ACES_50521-000841-P01 connector. The signals are plotted against time, with a 10ns scale bar. The signals include:

- RS441**: A signal with a period of 2.0021 5%.
- LID_CL_SIO#**: A signal with a period of 2.00402 5%.
- LID_FR#**: A signal with a period of 2.00402 5%.
- CONN#**: A signal with a period of 2.00402 5%.
- PBTN_SW**: A signal with a period of 2.00402 5%.
- USB20_F0**: A signal with a period of 2.00402 5%.
- USB20_F1**: A signal with a period of 2.00402 5%.
- RE255**: A signal with a period of 2.00402 5%.
- RE273**: A signal with a period of 2.00402 5%.
- RE274**: A signal with a period of 2.00402 5%.
- FPR_OPC_DET#**: A signal with a period of 2.00402 5%.
- JFP**: A signal with a period of 2.00402 5%.

The diagram also shows a 3V5V FP signal and a 10ns scale bar.

Rev	
1.0 (ADD)	


Security Classification	Compal Secret Data		
Issued Date	2017/06/21	Deciphered Date	2027/06/21

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Title			
P49-BAT LED/BUZZER/FP			
Size	Document Number		Rev
C	LA-G341P		1.0(A00)
Date:	Wednesday, June 06, 2012		Sheet 49 of 76

Card Reader


Pin11, Pin12 trace fixed width is 40 mils.
Pin27 trace fixed width is 30mils.
Pin10, pin14, pin18 trace fixed width is 20 mils.
Pin 9 trace fixed width is 12 mils.
Trace routing length < 200mils.
Via size: Pad>=28 mils, Finished hole>=16 mils.




AUDIO Board Conn.




Lid Switch




RTC Battery With Charge Function




Default: OD EC drives GPIOs to LOW to turn off power to VCCRTC.




Keyboard Controller board + DMIC



APS CONN










follow Intel Keep old RTC




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P51-CONN/Lid/RTC	
				Size	Document Number
				LA-G341P	
				Date:	Wednesday, June 06, 2018
				Sheet	51 of 76

HD Audio Codec





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P52-ALC3266	
				Size	Document Number
				LA-G34IP	
Date: Wednesday, June 06, 2018				Sheet	52 of 76


+1.8VALW To +1.8VS_AUDIO




+5VALW and +3VALW To +5VS_AUDIO and +3VS_AUDIO



Universal Audio Jack





1.2V DDR dischager











Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2017/06/21	Deciphered Date	2027/06/21	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					P53-Audio Jack			
					Size	Document Number	Rev	
					LA-6341P			1.0/000
					Date:	Wednesday, June 06, 2018	Sheet	53

Screw Hole




X03_1222: for peel off issue,
change footprint to CLIP_C6-PM






@ : Nopop Component
 @DIS@ : Nopop Component
 DIS@: POP for discrete GPU SKU



**SMART
Battery:**
01.BAT+
02.BAT+
03.BAT+
04.BAT+
05.CLK_SMB
06.DAT_SMB
07.BATT_PRS
08.SYS_PRS
09.GND
10.GND
11.GND
12.GND

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





3.3VALWP
 TDC 5.5A
 Peak Current 7.7A
 OCP current 9.35A


5VALWP
 TDC 11.3A
 Peak Current 12.6A
 OCP current 19.2A

3V/5V controller(35.1), Support component(35.2)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.			
Title	P59-PWR 3.3VALWP/5VALWP		
Size	Document Number	Rev	
	LA-F541P	0.1(00)	
Date:	Wednesday, June 06, 2018	Sheet	59 of 74



1.2Volt +/- 5%
TDC 8.2A
Peak Current 15.4A
OCP current

0.6Volt +/- 5%
TDC 0.5A
Peak Current 0.7A
OCP Current 0.85A

DDR controller(35.3), Support component(35.4)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Place close to Choke in VCCSA first phase circuit

Place close to Choke in VCORE first phase circuit

Place close to Choke in VCGT first phase circuit

Place close to H-side, L-side MOS in VCORE first phase



Place close to H-side, L-side MOS in VCGT first phase

RAIL NAME	Enable	V _{IN}	V _{OUT}	I _{CCMax}	I _{PL2}
V _{CC} (MVP8)	VR_EN	VDC	SVID	128.0 A	80.0 A
V _{CGT} (MVP8)	VR_EN	VDC	SVID	32.0 A	25.0 A
V _{CSA} (MVP8)	VR_EN	VDC	SVID	11.1 A	10.0 A


DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


		Title		Compal Electronics, Inc.	
		NCP81215		Rev 0.0	
Size		Document Number		LA-F601P	
Date: Wednesday, June 06, 2018		Sheet 82 of 74			




Package: 6.8 x 7.6 x 4.0
Idc=36A, Isat=45A
DCR=0.66mohm (Typ.)




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2016/01/06		Deciphered Date		2017/01/06		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						+VCC CORE Phase1&2					
						Size		Document Number		Rev	
						LA-F601P		0.0			
						Date:		Wednesday, June 06, 2018		Sheet 63 of 74	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+VCC CORE Phase3&4	
Size		Document Number		Rev	
LA-F601P		0.0		Date: Wednesday, June 06, 2018	
Sheet		64		of 74	




Security Classification		Compal Secret Data		Compal Electronics, Inc. Title +VCC GT/+VCC SA	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Size	Document Number LA-F601P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.0
				Date: Wednesday, June 06, 2018 Sheet 65 of 74	



for dGPU SKU
@DIS@ : Nopop Component
DIS@: POP for dGPU SKU

+1.0VSP/1.05VSP
TDC 1.1A
Peak Current 1.1A
OCP current 6A(fix)



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P67-PWR +1.05VSDGPU(SY8286RAC)
				Size Document Number
				LA-F541P
				Rev 0.1(200)
				Date: Wednesday, June 06, 2018
				Sheet 67 of 74

```
for dGPU SKU
@DIS@ : Nopop Component
DIS@: POP for dGPU SKU
```







2phase with DEM	1.08V to 1.35V
2phase with CCM	1.6V to 5.5V

```
GPU_CORE (0.95V)
TDC 41A
Peak Current 94A
OCP current 100A
DCR 0.98mohm +/- 5%

MIN MAX
H/S Rds (on) : 4mohm , 5.2mohm
L/S Rds (on) : 2.8mohm , 3.5mohm
```

```
GPU_CORE (0.95V)
TDC 41A
Peak Current 94A
OCP current 100A
DCR 0.98mohm +/- 5%

MIN MAX
H/S Rds (on) : 4mohm , 5.2mohm
L/S Rds (on) : 2.8mohm , 3.5mohm
```



Under:
4.7U_0603_6.3VAK *16
1U 0402 6.3VAK *10

Near:
10U_0805_6.3V6M*7
22U_0805_6.3V6M *7
4.7U_0805_6.3V6K *6
330u*3

DELL CONFIDENTIAL/PROPRIETARY

VGA_CORE controller(43.1), Support component(43.2)
VGA_CORE Drivers (43.3), GPU Core Output CAP (43.9)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAQ ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAQ ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.

P68-PWR+GPU CORE

LA-F541P


Date: Wednesday, June 06, 2018 Sheet 55 of 74

for dGPU SKU
@DIS@ : Nopop Component
DIS@: POP for dGPU SKU


Operation Phase Number	PSI Voltage Setting
1phase with DEM	0V to 0.4V
1phase with CCM	0.7V to 0.88V

+GPU_CORE_VDDS
TDC I2A
Peak Current 16A
OCP current 21A
DCR 0.98mohm +/- 5%


H/S Rds (on) : 3.7mohm , 4.5mohm
L/S Rds (on) : 1.5mohm , 1.9mohm



NVVDDS (place under GPU) +GPU_CORE_VDDS



NVVDDS (place near GPU) +GPU_CORE_VDDS



Under:
4.7U_0603_6.3VAK *6
1U_0402_6.3VAK *4
Near:
100_0603_6.3VAK *3
22U_0603_6.3VAK *3
330u*2

VGA_CORE controller(43.1), Support component(43.2)
VGA_CORE Drivers (43.3), GPU Core Output CAP (43.9)


DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

Compal Electronics, Inc.			
P69-PWR+GPU CORE VDDS			
LA-F541P			
Size	Document Number	Rev	01000
Date: Wednesday, June 06, 2018 Sheet 89 of 74			

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



```
for dGPU SKU
@DIS@ : Nopop Component
DIS@: POP for dGPU SKU
```




Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Compal Electronics, Inc. PWR +1.35VRAM Size: 600mm x 400mm LA-E994P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OF COMPAL ELECTRONICS, INC. WITHOUT THE PERMISSION OF THE R&D DEPARTMENT OF COMPAL ELECTRONICS, INC. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Rev 0.1(0/00) Date: <u>Wednesday, June 01, 2018</u> Sheet 71 of 74	

2.5V_MEM controller(35.13), Support component(35.14)

+2.5V_MEM
TDC 0.86A
Peak Current 1A
OCP Current 1.46A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P72-PWR +2.5V MEM(RT9059GSP)	
				Size	Document Number
				LA-F541P	
Date:		Wednesday, June 06, 2018		Sheet	72 of 74
				Rev	0.1(X00)



+0.95VS_VCCIOP
 TDC 3.9A
 Peak Current 5.5 A
 OCP Current 6.6 A Fix by IC
 TYP MAX


Package: 4.9 x 5.2 x 3.0
 Idc=7A, Isat=11A
 DCR=13mohm (Typ.)

Version Change List (P. I. R. List)

Page 2

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	NA	NA	2014/12/12	EE	NA	NA	X01
2				EE			X01
3				EE			X01
4				EE			X01
5				EE			X01
6				EE			X01
7				EE			X01
8				EE			X01
9				EE			X01
10				EE			X01
11				EE			X01
12				EE			X01
13				EE			X01
14				EE			X01
15				EE			X01
16				EE			X01
17				EE			X01
18				EE			X01
19				EE			X01
20				EE			X01
21				EE			X01
22				EE			X01
23				EE			X01
24				EE			X01
25				EE			X01
26				EE			
27				EE			
28				EE			
29				EE			
30				EE			
31				EE			
32				EE			
33				EE			
34				EE			
35				EE			
36				EE			
37				EE			
38				EE			
39				EE			
40				EE			
41				EE			

11



X76

SDP MICRON 8G/2400 SAMSUNG			X7674531L07
SDP HYNIX 8G/2400 SAMSUNG			X7674531L09
SDP SAMSUNG 8G/2400 SAMSUNG			X7674531L08
DDP MICRON 16G/2400 SAMSUNG			X7674531L10
DDP HYNIX 16G/2400 SAMSUNG			X7674531L15
DDP SAMSUNG 16G/2400 SAMSUNG			X7674531L11

