


# Daytona ATI Block Diagram


(RoHS)

Project code: 91.4P901.001

PCB P/N : 06201

REVISION : -1





PCI RESOURCE TABLE


| USB Port | Key West Define |
|----------|-----------------|
| USBP[0]  | USB CONN2       |
| USBP[1]  | USB CONN3       |
| USBP[2]  | Mini card used  |
| USBP[3]  | NC              |
| USBP[4]  | USB CONN4       |
| USBP[5]  | NC              |
| USBP[6]  | Finger printer  |
| USBP[7]  | USB CONN1       |

| DEVICE  | IDSEL | PCI IRQ | REQ# / GNT# |
|---------|-------|---------|-------------|
| Cardbus | AD22  | INT_E#  | REQ0#/GNT0# |


| Device          | SMBus addr. |
|-----------------|-------------|
| Clock Gen.      | D2          |
| DDR Module 1    | A2          |
| DDR Module 2    | A0          |
| Battery         | 16          |
| Thermal control | 7A          |

| PCIE Port | DK1 ATI Define |
|-----------|----------------|
| PE[0]     | NC             |
| PE[1]     | NC             |
| PE[2]     | Mini Card      |
| PE[3]     | LAN            |












0,1,2 are one group  
3,4,5 are one group

ENG



MEM\_B I/F





| RESISTOR | RC610 | RC415 |
|----------|-------|-------|
| R62      | 40.2R | 61.9R |
| R63      | 40.2R | 61.9R |











| RC610 STRAPS                                                                                         | RC415 STRAPS                                                                             |
|------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------|
| DAC_HSYNC: STRP_INTGFX_DISABLE<br>DEFAULT: 0<br>0: ENABLE<br>1: DISABLE                              | BMREQ#&HSYNC&VSYNC: FSB CLK SPEED                                                        |
| DAC_VSYNC: STRAP_MOBILE_GFX<br>DEFAULT: 1<br>0: DESKTOP GRAPHICS DEVICE<br>1: MOBILE GRAPHICS DEVICE | BMREQ#&HSYNC&VSYNC: FSB CLK SPEED                                                        |
|                                                                                                      | BMREQ#&HSYNC&VSYNC: FSB CLK SPEED                                                        |
| STRP_DATA: STRP_MEMSTRAPS<br>DEFAULT: 1<br>0: SELECT MEMORY CHA A AS DEBUG BUS<br>1: NORMAL MODE     | STRP_DATA: Debug strap<br>DEFAULT: 1<br>1: E2PROM STRAPING<br>0: MEMORY CHANNEL STRAPING |
| DDC_DATA: STRAP_MEMVMODE<br>DEFAULT: 1<br>0: DDR3<br>1: DDR2                                         |                                                                                          |
|                                                                                                      | DAC_SCL: CPU VCC<br>DEFAULT: 1<br>1: DESKTOP<br>0: MOBILE                                |




| BMREQ# | HSYNC | VSYNC | Freq.  |
|--------|-------|-------|--------|
| 0      | 0     | 0     | 100MHZ |
| 0      | 0     | 1     | 133MHZ |
| 0      | 1     | 0     | -----  |
| 0      | 1     | 1     | 166MHZ |








|                                                                                                                                                                                                                    |                                                |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|
|  <div> <b>Wistron Corporation</b><br/> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/> Taipai Hsien 221, Taiwan, R.O.C. </div> |                                                |
| Title                                                                                                                                                                                                              |                                                |
| <div> <b>DDR2 Terminator Resistor</b> </div>                                                                                                                                                                       |                                                |
| Size<br>A4                                                                                                                                                                                                         | Document Number<br><div> <b>Daytona</b> </div> |
|                                                                                                                                                                                                                    | Rev<br><div> <b>-1</b> </div>                  |
| Date: Wednesday, June 28, 2006                                                                                                                                                                                     | Sheet 12 of 48                                 |


# CRT I/F & CONNECTOR




## Layout Note:

- \* Must be a ground return path between this ground and the ground on the VGA connector.
- \* 37.4\_1% resistors must be placed at the same place as the RGB 75 Ohm pull-down resistors.


Pi-filter & 75 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



## Hsync & Vsync level shift



## DAC\_CLK & DATA level shift



Daytona

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Connector

Size

Document Number



Daytona

-1




Date: Wednesday, June 28, 2006

Sheet 13 of 48

## LCD & INVERTER INTERFACE



## LCD CONN



Daytona

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

| Title |
|-------|
|-------|

### LCD & Inverter Connector

Size

|                 |
|-----------------|
| Document Number |
|-----------------|


## Daytona

Rev


-1


Date: Tuesday, June 13, 2006



Sheet 14 of 48













Power Sequence Requirement

2Pin Use One Capacitance Uniformly.

## SB460



## SB600




Change to 71.SB460.M05

|            | SB460       | SB600       |
|------------|-------------|-------------|
| V5_VREF    | 5V_S0       | 5V_S0       |
| 3D3V_SB_S5 | 3D3V_S5     | 3D3V_S5     |
| 3D3V_SB_S0 | 3D3V_S0     | 3D3V_S0     |
| VCC_SB_S5  | 1D8V_S5_LDO | 1D2V_S5_LDO |
| VCC_SB     | 1D8V_S0     | 1D2V_S0     |
| CPU_1D05V  | 1D05V_S0    | 1D05V_S0    |

V5\_VREF  
MIN 4.5  
NORMAL 5.0  
MAX 5.5


$$V_f = 0.38v \text{ (@1mA)}$$

$$1v \text{ (@40mA)}$$



Prevent Leakage

Daytona



## REQUIRED STRAPS

PCI\_CLK0 LPCCLK\_KBC\_33M  
PCI\_CLK1 PCICLK\_CBUS\_33M  
PCI\_CLK2 LPCCLK\_TPM\_33M  
PCI\_CLK3 LPCCLK\_LPC\_33M  
PCI\_CLK4 LPCCLK\_SIO\_33M  
PCI\_CLK5 LPCCLK\_DEB\_33M  
PCI\_CLK6 LPCCLK\_CK6


|           |                     | SB600        |                |           |                                                                                   | SB460                                                                                  |         |
|-----------|---------------------|--------------|----------------|-----------|-----------------------------------------------------------------------------------|----------------------------------------------------------------------------------------|---------|
| PULL HIGH | AC_DOUT_SB          | INTERNAL RTC | USE INT. PLL48 | CPU IF=K8 | ROM TYPE:<br>H, H = PCI ROM<br>H, L = SPI ROM<br>L, H = LPC ROM<br>L, L = FWH ROM | ROM TYPE:<br>H, H = PCI ROM<br>H, L = LPC I ROM<br>L, H = LPC II ROM<br>L, L = FWH ROM | DEFAULT |
|           | USE DEBUG STRAPS    | DEFAULT      | DEFAULT        | DEFAULT   | DEFAULT                                                                           | DEFAULT                                                                                | DEFAULT |
| PULL LOW  | IGNORE DEBUG STRAPS | EXTERNAL RTC | USE EXT. 48MHZ | CPU IF=P4 | NOTE: FOR SB460, PCICLK[8:7] ARE CONNECTED TO SUBSTRATE BALLS PCICLK[3:0]         |                                                                                        |         |
|           |                     | DEFAULT      | DEFAULT        | DEFAULT   |                                                                                   |                                                                                        |         |

## SB460 ONLY STRAPS

| PULL HIGH | ACPWRON       | SIO 24MHz | XTAL MODE<br>NOT SUPPORTED | USB PHY POWERDOWN DISABLE | PCIE_CM_SET LOW  | ENABLE THERMTRIP#  |
|-----------|---------------|-----------|----------------------------|---------------------------|------------------|--------------------|
|           | MANUAL PWR ON | DEFAULT   | DEFAULT                    | DEFAULT                   | DEFAULT          | DEFAULT            |
| PULL LOW  | AUTO PWR ON   | SIO 48MHz | 48MHZ OSC MODE             | USB PHY POWERDOWN ENABLE  | PCIE_CM_SET HIGH | DISABLE THERMTRIP# |
|           |               | DEFAULT   | DEFAULT                    | DEFAULT                   | DEFAULT          | DEFAULT            |

SB460 ONLY SB460 ONLY SB460 ONLY SB460 ONLY SB460 ONLY SB460 ONLY

SB600 HAS 15K INTERNAL PU FOR PCI\_AD[28:23]



## DEBUG STRAPS

17.21 PIDE\_DACK#  
15.26 PCI\_AD28  
15.26 PCI\_AD27  
15.26 PCI\_AD26  
15.26 PCI\_AD25  
15.26 PCI\_AD24  
15.26 PCI\_AD23


|           | PIDE_DACK#      | PCI_AD28        | PCI_AD27       | PCI_AD26         | PCI_AD25       | PCI_AD24                | PCI_AD23               |
|-----------|-----------------|-----------------|----------------|------------------|----------------|-------------------------|------------------------|
| PULL HIGH | USE LONG RESET  | USE LONG RESET  | USE PCI PLL    | USE ACPI BCLK    | USE IDE PLL    | USE DEFAULT PCIE STRAPS | BOOTFAILTIMER DISABLED |
| PULL LOW  | USE SHORT RESET | USE SHORT RESET | BYPASS PCI PLL | BYPASS ACPI BCLK | BYPASS IDE PLL | USE EEPROM PCIE STRAPS  | BOOTFAILTIMER ENABLED  |

SB460 ONLY SB600 ONLY


SB600 ONLY  
NOTE: FOR SB460, PCI\_AD23 IS RESERVED

Daytona


|                                                                            |                        |                     |          |
|----------------------------------------------------------------------------|------------------------|---------------------|----------|
| 緯創資通                                                                       |                        | Wistron Corporation |          |
| 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                        |                     |          |
| File                                                                       |                        |                     |          |
| SB450-STRAPPING(5 of 5)                                                    |                        |                     |          |
| Size                                                                       | Document Number        | Rev                 |          |
| A3                                                                         |                        | -1                  |          |
| Date:                                                                      | Tuesday, June 13, 2006 | Sheet               | 19 of 48 |





## SATA HDD Connector





# USB PORT




Place to left side



## Azalia MDC Connector



Place to left side



Daytona

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title                        |                 |                |  |
|------------------------------|-----------------|----------------|--|
| USB and MDC Connector        |                 |                |  |
| Size                         | Document Number | Rev            |  |
| A3                           | Daytona         | -1             |  |
| Date: Tuesday, July 25, 2006 |                 | Sheet 22 of 48 |  |








# LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.


CLOSE TO  
TRANSFORMER



10/100/1000Mbps Lan Transformer




-1 0615



DOC\_TIP,DOC\_RING,TIP,RING:  
W/S: 10/100 @ Surface layers  
10/20 @ Inner layers


Daytona


# Mini Card Connector




Daytona

|                                                                            |                        |                            |          |
|----------------------------------------------------------------------------|------------------------|----------------------------|----------|
| <b>緯創資通</b>                                                                |                        | <b>Wistron Corporation</b> |          |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                        |                            |          |
| <b>File</b>                                                                |                        |                            |          |
| <b>MINI CARD</b>                                                           |                        |                            |          |
| <b>Size</b>                                                                | <b>Document Number</b> | <b>Rev</b>                 |          |
| A3                                                                         | Daytona                | -1                         |          |
| <b>Date:</b> Tuesday, June 13, 2006                                        |                        | <b>Sheet</b>               | 25 of 48 |







# TPM 1.2




## Finger printer







For EMI

# SERIAL PORT




# PRINTER PORT









# AUDIO OP AMPLIFIER




## MIC IN ENG Modify



## LINE OUT ENG Modify



## Internal Speaker







Daytona

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipex Hsien 221, Taiwan, R.O.C.


|        |                        |                    |          |
|--------|------------------------|--------------------|----------|
| Title  |                        | Audio AMP and Jack |          |
| Size   | Document Number        | Daytona            | Rev      |
| Custom |                        |                    | -1       |
| Date:  | Tuesday, July 25, 2006 | Sheet              | 31 of 48 |



## Internal KeyBoard Connector




## TouchPad Connector




Daytona

|                                                                                                                         |                            |
|-------------------------------------------------------------------------------------------------------------------------|----------------------------|
| <b>緯創資通</b> <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                            |
| <b>KB/TOUCH_PAD</b>                                                                                                     |                            |
| Title<br>Size<br>A3                                                                                                     | Document Number<br>Daytona |
| Date: Wednesday, June 14, 2006                                                                                          | Rev<br>-1                  |
| Sheet 33 of 48                                                                                                          |                            |

## PS/2 CONN



## POWER BUTTON




Daytona

|                              |                 |                                                                               |  |
|------------------------------|-----------------|-------------------------------------------------------------------------------|--|
| <b>緯創資通</b>                  |                 | <b>Wistron Corporation</b>                                                    |  |
|                              |                 | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |  |
| File                         |                 |                                                                               |  |
| <b>PS2/LAUCH CONN</b>        |                 |                                                                               |  |
| Size                         | Document Number | Rev                                                                           |  |
| A3                           |                 | <b>-1</b>                                                                     |  |
| Date: Tuesday, June 13, 2006 |                 | Sheet 34 of 48                                                                |  |
| <b>Daytona</b>               |                 |                                                                               |  |







A




For RC415, SB\_PWRGD need to be 65ms after NB\_PWRGD



### ALBACORE POWER UP SEQUENCE



1D2V\_S0 should not exceed 1D8V\_S0 by more than 0.6V.






緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                        |         |                |       |
|-------|------------------------|---------|----------------|-------|
| Title |                        |         | POWER ON LOGIC |       |
| Size  | Document Number        | Daytona |                | Rev   |
| A3    |                        |         |                | -1    |
| Date: | Tuesday, June 13, 2006 | Sheet   | 37             | of 48 |


A



## Aux Power



## Run Power



Daytona

緯創資通

**Wistron Corporation**  
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File

**PWRPLANE&RESETLOGIC**

Size

Document Number

**Daytona**


Rev

**-1**


Date: Wednesday, June 28, 2006

Sheet 38 of 48


CPU\_CORE  
Intersil ISL6262




TPS51124  
1D8V/1D05V



Charger MAX8725



TPS51120  
5V/3D3V



Daytona

|                                                                            |                       |                     |          |
|----------------------------------------------------------------------------|-----------------------|---------------------|----------|
| 緯創資通                                                                       |                       | Wistron Corporation |          |
| 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                       |                     |          |
| File                                                                       |                       |                     |          |
| POWER BLOCK DIAGRAM                                                        |                       |                     |          |
| Size                                                                       | Document Number       | Rev                 |          |
| A3                                                                         |                       | -1                  |          |
| Date:                                                                      | Monday, June 12, 2006 | Sheet               | 39 of 48 |









A


B

C


D

E


# 1D05V\_S0 Iomax=3A




# 1D8V or 1D2V Iomax=0.2A



# 0D9V Iomax=1.5A



# 1D5V\_S0 Iomax=120mA



Daytona

緯創資通

**Wistron Corporation**  
21F, 80, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

1D5V/0D9V/1D05V/1D8V

Size

A3

Document Number

Daytona

Rev

-1

Date: Tuesday, June 13, 2006

Sheet

44

of

48

AC\_IN Threshold 2.089V Max.  
AC\_IN > 2.089V --> AC DETECT

ACOK is 17.8V

32 CHARGE\_ON# >>> From KBC

32 PRE\_CHG >>>

ENG 0427

From Battery Connector

ISOURCE\_MAX = (0.075/R557)\*(VCL/VREF)=3.089A  
Adapter=65W, Total\_Power=58.68W

|                           | CHARGE_ON# | PRE_CHG | CHG_4S1P |
|---------------------------|------------|---------|----------|
| Initial setting           | H          | H       | L        |
| 4cell Quick charge(1.9A)  | L          | L       | H        |
| 4cell pre-charge (0.3A)   | L          | H       | L        |
| 8cell Quick charge (3.5A) | L          | L       | L        |
| 8cell pre-charge (0.3A)   | L          | H       | L        |

Daytona

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CHARGER MAX8725**

|        |                 |           |
|--------|-----------------|-----------|
| Size   | Document Number | Rev       |
| Custom | <b>Daytona</b>  | <b>-1</b> |


Date: Tuesday, June 13, 2006 Sheet 45 of 48



## Adaptor in to generate DCBATOUT



## BATTERY CONNECTOR



Daytona

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

[illegible]**AD/BAT CONN**

Size

|                 |
|-----------------|
| Document Number |
|-----------------|

## Daytona


Rev

Date: Wednesday, June 14, 2006


Sheet

of

**-1**




ENG 0509-1 for EMI




ENG

|                                                                            |                 |             |     |
|----------------------------------------------------------------------------|-----------------|-------------|-----|
| Daytona                                                                    |                 |             |     |
| 緯創資通 Wistron Corporation                                                   |                 |             |     |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                 |             |     |
| Title                                                                      |                 |             |     |
| EMI                                                                        |                 |             |     |
| Size                                                                       | Document Number | Daytona     |     |
| Custom                                                                     |                 |             | Rev |
| Date: Monday, June 12, 2006                                                |                 | Sheet 47 of | 48  |

SC 0524



-1 0614



Daytona

|                                                                            |                 |                     |          |
|----------------------------------------------------------------------------|-----------------|---------------------|----------|
| 緯創資通                                                                       |                 | Wistron Corporation |          |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                 |                     |          |
| Title                                                                      |                 |                     |          |
| MISC                                                                       |                 |                     |          |
| Size                                                                       | Document Number | Rev                 |          |
| A3                                                                         |                 | -1                  |          |
| Date: Thursday, June 15, 2006                                              |                 | Sheet               | 48 of 48 |