

ZQ5 SYSTEM BLOCK DIAGRAM

BOM MARK
IV@: INT VGA
EV@: STUFF FOR EXT VGA
SP@: STUFF FOR UMA or VGA

REV:B

DDR3 PWR TPS51116 P40	CHARGER ISL88731A P36
THERMAL PROTECTION P44	3/5V SYS PWR RT8206 P37
DISCHARGER P42	CPU CORE PWR ISL6266A P39
VGA CORE MAX8792 P41	+1.05V UP6111A P38

CLOCK GENERATOR
ICS:
SELGO: SLG8SP513VTR P2

X'TAL
14.318MHz

Penryn 478
uFCPGA P3, P4

Thermal Sensor
(G780P81U) P3

Fan Driver
(G991) P25

DDRIII
SO-DIMM 0
SO-DIMM 1 P16,P17

NB Cantiga
(GM45/ PM45/ GL40)
P5, P6, P7, P8, P9, P10, P11

ATI-Park
VRAM DDRIII
512MB P18-P23

SWITCH CIRCUIT P25

HDMI switch (PS8101T) P25

CRT P24

LVDS P24

HDMI P25

HDD (SATA) *1 P26

ODD (SATA) P26

Ext USB Port x 2
USB 0,2 P27

Int USB Port x 1
USB 6 P27

Bluetooth
USB3 P27

CCD
USB11 P24

SB ICH9M
P12,P13,P14,P15

PCI-Express

PCI-E-4

Mini Card WLAN P27

Audio CODEC (272) P28

Audio Amplifier G1453L P28

MIC Jack P29

Int. MIC P29

Int. Speaker P29

EC (WPC781) P33

SPI ROM P33

Touch Pad P26

K/B COON. P33

Media Cardreader (AU6437) P30

USB2

Card Reader Connector P32

Giga-LAN BCM57780 P30

Transformer P31

RJ45 P31

02



Default

From GMCH





From Deisceret




REV:B 6/11



Size	Document Number CLOCK GENERATOR	Rev 1A
Date:	Monday, July 12, 2010	Sheet 2 of 43







GMCH (CANTIGA)

05


	QCI P/N
Intel Cantiga (G)M	AJSLB940T04
Intel Cantiga (P)M	AJSLB970T06
Intel Cantiga (G)L A1	AJSLGGM0T04




0.3125*VCCP
WIDE(10):SPACING(20) ,
L<0.5"




Layout Note:
WIDE(10):SPACING(20) ,
L<0.5"



2/3*VCCP
WIDE(10):SPACING(20),
L<0.5"



HOST




PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number	Rev
	GMCH HOST	1A
Date:	Monday, July 12, 2010	Sheet 5 of 43


Strap table

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)
CFG8	Reserved	
CFG9	PCIe Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG10	PCIe Loopback enable	0 = Enabled 1 = Disabled (Default)
CFG11	Reserved	
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIe is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI Device Present(Default) 1 = SDVO/HDMI Device present
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present

Strap pin



5/4 modify it for park reversal PCIe x16





NB Thermal trip pin
No use Thermal trip NB side can
NC.(NB has ODT)

PM_DPRSTP#
The Daisy chain topology should
be routed from ICH9M to IMVP ,
then to (G)MCH and CPU, in that
order.


Impact ICH9M VCCCHDA and VCCSUSHD supply 1.5V/3.3V

NOTE:

If (G)MCH's HD Audio signals are connected to ICH9M for iHDMI, VCCCHDA and VCCSUSHD on ICH9M should be only on 1.5V. These power pins on ICH9M can be supplied with 3.3V if and only if (G)MCH's HDA is not connected to ICH9M. Consequently, only 1.5V audio/modem codecs can be used on the platform.




SM_VREF.Default use voltage divider for
poor layout cause +SMDDR_VREF not
meet spec.And Intel circuit PU/PD is
1K,But Check list PU/PD is 10K.



NB Thermaltrip

Check list note : CL_VREF=0.35V



If HDMI not support
HDA --> NC
VCC_HDA-->GND
Differential signal-->

<Checklist ver0.8>
If TSATN# is not used, then it must be terminated with a 56-Ω pull-up resistor to VCCP.

<Pin out check issue>


IV@

EV@ IV&EV Dis/Enable setting

If LVDS no use,all signal can NC

SP@

07




SP@

TV_A/B/C
For IV: 75ohm
For EV:0ohm




6/14 Modify

REV:B



HSYNC/VSYNC serial R place close to NB

Discrete STUFFED.



CRTIREF pull down
for IV cantiga 1k ohm/F

L<0.5", If PCIE not support
still connect to +VCC_PEG

PEG_COMPI
PEG_COMPO

PEG_RX#_0
PEG_RX#_1
PEG_RX#_2
PEG_RX#_3
PEG_RX#_4
PEG_RX#_5
PEG_RX#_6
PEG_RX#_7
PEG_RX#_8
PEG_RX#_9
PEG_RX#_10
PEG_RX#_11
PEG_RX#_12
PEG_RX#_13
PEG_RX#_14
PEG_RX#_15

PEG_RX_0
PEG_RX_1
PEG_RX_2
PEG_RX_3
PEG_RX_4
PEG_RX_5
PEG_RX_6
PEG_RX_7
PEG_RX_8
PEG_RX_9
PEG_RX_10
PEG_RX_11
PEG_RX_12
PEG_RX_13
PEG_RX_14
PEG_RX_15

PEG_TX#_0
PEG_TX#_1
PEG_TX#_2
PEG_TX#_3
PEG_TX#_4
PEG_TX#_5
PEG_TX#_6
PEG_TX#_7
PEG_TX#_8
PEG_TX#_9
PEG_TX#_10
PEG_TX#_11
PEG_TX#_12
PEG_TX#_13
PEG_TX#_14
PEG_TX#_15

PEG_TX_0
PEG_TX_1
PEG_TX_2
PEG_TX_3
PEG_TX_4
PEG_TX_5
PEG_TX_6
PEG_TX_7
PEG_TX_8
PEG_TX_9
PEG_TX_10
PEG_TX_11
PEG_TX_12
PEG_TX_13
PEG_TX_14
PEG_TX_15

CANTIGA_PM

H44 PEG_RXN0
J46 PEG_RXN1
L44 PEG_RXN2
L40 PEG_RXN3
N41 PEG_RXN4
P48 PEG_RXN5
N44 PEG_RXN6
T43 PEG_RXN7
U43 PEG_RXN8
Y43 PEG_RXN9
Y48 PEG_RXN10
Y36 PEG_RXN11
AA43 PEG_RXN12
AD37 PEG_RXN13
AC47 PEG_RXN14
AD39 PEG_RXN15

H43 PEG_RXP0
J44 PEG_RXP1
L43 PEG_RXP2
L41 PEG_RXP3
N40 PEG_RXP4
P47 PEG_RXP5
N43 PEG_RXP6
T42 PEG_RXP7
U42 PEG_RXP8
Y42 PEG_RXP9
W47 PEG_RXP10
Y37 PEG_RXP11
AA42 PEG_RXP12
AD36 PEG_RXP13
AC48 PEG_RXP14
AD40 PEG_RXP15

J41 C PEG_TXN0 C309
M46 C PEG_TXN1 C323
M47 C PEG_TXN2 C629
M40 C PEG_TXN3 C332
M42 C PEG_TXN4 C330
R48 C PEG_TXN5 C626
N38 C PEG_TXN6 C336
T40 C PEG_TXN7 C339
U37 C PEG_TXN8 C351
U40 C PEG_TXN9 C353
Y40 C PEG_TXN10 C356
AA46 C PEG_TXN11 C369
AA37 C PEG_TXN12 C376
AA40 C PEG_TXN13 C377
AD43 C PEG_TXN14 C391
AC46 C PEG_TXN15 C384

J42 C PEG_TXP0 C311
L46 C PEG_TXP1 C318
M48 C PEG_TXP2 C632
M39 C PEG_TXP3 C334
M43 C PEG_TXP4 C324
R47 C PEG_TXP5 C627
N37 C PEG_TXP6 C338
T39 C PEG_TXP7 C344
U36 C PEG_TXP8 C346
U39 C PEG_TXP9 C355
Y39 C PEG_TXP10 C363
Y46 C PEG_TXP11 C365
AA36 C PEG_TXP12 C371
AA39 C PEG_TXP13 C382
AD42 C PEG_TXP14 C396
AD46 C PEG_TXP15 C387

Can support reversal routing.If CFG9=1, PCI Express
is normal operation. If CFG9=0, then PEG_TXP0
becomes PEG_TXP15, PEG_TXP1 becomes
PEG_TXP14, PEG_TXP2 becomes PEG_TXP13, etc.
similarly for PEG_RXP[15:0] and PEG_RXN[15:0]

PEG_RXP[15:0] 18,26

0.1U/10V 4 PEG_TXN0
0.1U/10V 4 PEG_TXN1
0.1U/10V 4 PEG_TXN2
0.1U/10V 4 PEG_TXN3
EV@ 1U/10V 4 PEG_TXN4
EV@ 1U/10V 4 PEG_TXN5
EV@ 1U/10V 4 PEG_TXN6
EV@ 1U/10V 4 PEG_TXN7
EV@ 1U/10V 4 PEG_TXN8
EV@ 1U/10V 4 PEG_TXN9
EV@ 1U/10V 4 PEG_TXN10
EV@ 1U/10V 4 PEG_TXN11
EV@ 1U/10V 4 PEG_TXN12
EV@ 1U/10V 4 PEG_TXN13
EV@ 1U/10V 4 PEG_TXN14
EV@ 1U/10V 4 PEG_TXN15

0.1U/10V 4 PEG_TXP0
0.1U/10V 4 PEG_TXP1
0.1U/10V 4 PEG_TXP2
0.1U/10V 4 PEG_TXP3
EV@ 1U/10V 4 PEG_TXP4
EV@ 1U/10V 4 PEG_TXP5
EV@ 1U/10V 4 PEG_TXP6
EV@ 1U/10V 4 PEG_TXP7
EV@ 1U/10V 4 PEG_TXP8
EV@ 1U/10V 4 PEG_TXP9
EV@ 1U/10V 4 PEG_TXP10
EV@ 1U/10V 4 PEG_TXP11
EV@ 1U/10V 4 PEG_TXP12
EV@ 1U/10V 4 PEG_TXP13
EV@ 1U/10V 4 PEG_TXP14
EV@ 1U/10V 4 PEG_TXP15

IV&EV Dis/Enable setting

<5/31>Montevina_Schematics_Checklist_Rev0_8

a)For TVOUT Disabled, TV_DCONSEL[1:0] Connect to GND. But
design guide Rev0.7 show NC.What is correct.
b)For CRT DAC Disable, CRT_DDC_CLK, CRT_DDC_DATA .
CRT_HSNC, CRT_VSYNCThese signals should be connected to
GND. But design guide Rev0.7 show NC, Intel suggest follow
Design guide.

<check list>

For EV@

CRT R/G/B 0ohm to GND
CRTIREF 0ohm to GND

<check list>

For IV@

CRT R/G/B 150ohm to GND
CRTIREF 1Kohm to GND

CRTIREF

For IV: 1Kohm
For EV:0ohm



SP@

CRT_R/G/B


For IV: 150ohm
For EV:0ohm



PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number	Rev
	GMCH VGA	1A
Date:	Monday, July 12, 2010	Sheet 7 of 43

16 M_A_DQ[63:0]




DDR SYSTEM MEMORY A




CANTIGA_PM

17 M_B_DQ[63:0]



DDR SYSTEM MEMORY B



CANTIGA_PM



Power consumption reference to Intel
644135 Cantiga chipset EDS Volume1.
Section 10


GM TDP 10.5~12W

GS TDP 7~8W



PM TDP 7W

Intel check list(Rev 0.8)
No description for VCC_SM bulk CAP
Intel CRB(Rev 0.7)
330U*1 Reserve near to power
330U*1 near to NB

Intel check list(Rev 0.8)
270U*1 near to power(+V1.05M).
270U*2 near to NB
Intel CRB(Rev 0.7)
270U*3 near to power(+V1.05M).
270U*1 near to NB
ESR=12m ohm




1. Route VCC_AXG_SENSE and VSS_AXG_SENSE differentially
2. VCC_AXG_SENSE PU to +V GFX_CORE_INT with 10ohm and VSS_AXG_SENSE PD with 10ohm for Intel suggest






Weak integrated PD on the HDA SDOUT pin.



Pjt: BCBAT54CZ04
Ons: BCBAT54CZ70



PU/PD

ICH_TP3 ICH TP3 R370 *1K 4

HDA_SDOUT_R R440 *1K_4 +3V





PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number ICH9M HOST	Rev 1A
Date:	Monday, July 12, 2010	Sheet 12 of 43

South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD		
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0			
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default			
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default			
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default			
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable			
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0	SPI_CS#1	Boot Location	
			0	1	SPI	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	1	0	PCI	
			1	1	LPC(Default)	









DDR3 (DDR)

STD H=4.0 MM	QCI P/N
LTK	DGMK4000004
FOX	DGMK4000117


16





PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number	Rev
	DDR3 DIMM-0(H=5.2)	1A
Date:	Monday, July 12, 2010	Sheet 16 of 43

STD H=8.0 MM	QCI P/N
LTK	DGMK4000097
FOX	DGMK4000130




	PROJECT : ZQ5 Quanta Computer Inc.		
	Size _____ DDR3 DIMM-1(H=9.2)	Rev 1A	
Date: _____	Monday, July 12, 2010	Sheet 17 of	43







Item	Quanta P/N
Park	AJ077400T08
Robson	AJ007740T02

For M97, Broadway, Madison and Park PCIE_VDDC is 1.0V

 Quanta Computer Inc. PROJECT : ZQ5		Rev 1A
Size	Document Number	
	Madison/Park M2-PCIE I/F	
Date:	Monday, July 12, 2010	Sheet 18 of 45






BIF_VDDC should be connected to VDDC if BACO feature not used
For BACO, refer to the databook

Pin	Broadway	Madison
N27	VDDC	BIF_VDDC
AL31	TS_A	NC_TS_A
AL21	GND	PX_EN


5/14 modify




PowerXpress control signal for Madsion and Park only
If not used, can be disconnected.
PX_EN = LOW, turn on
PX_EN = HIGH, turn off
PX_EN is used to turn ON/OFF some
regulators for PowerXpress mode. An
output high '3.3V' will turn the regulators
OFF. An output low '0V' will turn the
regulators ON. PX_EN outputs low (0V)
by default.
If this signal is unused, it can be NC (not
connected) or connected to ground.

GPU Power-on sequence

- ```
1 => +3V_D
2 => +VGPU_CORE
3 => +1V
4 => +1.5V_GPU
5 => +1.8V_GPU
6 => dGPU_PWROK
```



PIN STRAPS(VGA)



ROM Table

| Size of the primary memory apertures | CONFIG[2:0] |
|--------------------------------------|-------------|
| 128 MB                               | 000         |
| 256 MB                               | 001         |
| 64 MB                                | 010         |
| 32 MB                                | 011         |

ROM Table

| EXT_HSYNC | EXT_VSYNC | Discription       |
|-----------|-----------|-------------------|
| 0         | 0         | No Audio          |
| 0         | 1         | Any one by dectec |
| 1         | 0         | DP only           |
| 1         | 1         | Both DP & HDMI    |


CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

23

| STRAPS                                  | PIN                       | DESCRIPTION OF DEFAULT SETTINGS                                                                                                                                                 | DEFAULT | REMARK          |
|-----------------------------------------|---------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|-----------------|
| TX_PWRS_ENB                             | GPIO0                     | 0 = 50% TX OUTPUT SWING<br>1 = FULL TX OUTPUT SWING                                                                                                                             | 0       |                 |
| TX_DEEMPH_EN                            | GPIO1                     | PCIE TRANSMITTER DE-EMPHASIS ENABLED<br>0 = TX DE-EMPHASIS DISABLED<br>1 = TX DE-EMPHASIS ENABLED                                                                               | 0       |                 |
| BIOS_ROM_EN                             | GPIO_22_ROMCSB            | ENABLE EXTERNAL BIOS ROM<br>0 = DISABLE<br>1 = ENABLE                                                                                                                           | 1       |                 |
| ROMIDCFG(2:0)                           | GPIO[13:11]               | Primary Memory Aperture size requested at PCI Configuration                                                                                                                     | 001     | table 3-35      |
| BIF_GEN2_EN_A                           | GPIO2                     | 0 = PCIE DEVICE AS 2.5GT/S CAPABLE<br>1 = PCIE DEVICE AS 5GT/S CAPABLE                                                                                                          | 0       |                 |
| GPIO_8_ROMSO<br>H2SYNC<br>GPIO_21_BB_EN | GPIO8<br>H2SYNC<br>GPIO21 | Reserved Only                                                                                                                                                                   | 0       |                 |
| AUD[1]<br>AUD[0]                        | HSYNC<br>VSYNC            | AUD[1:0]<br>00: NO AUDIO FUNCTION.<br>01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED.<br>10: AUDIO FOR DISPLAYPORT ONLY.<br>11: AUDIO FOR BOTH DISPLAYPORT AND HDMI. | 11      | See Audio table |
| GPIO_9_ROMSI                            | GPIO9                     | 0 = VGA controller capacity enable                                                                                                                                              | 0       |                 |
| VIP_DEVICE_STRAP_ENA                    | V2SYNC                    | 0 = DRIVER would ignore the value sample on VHAD_0 during RESET.                                                                                                                | 0       |                 |

EEPROM(VGA)




Thermal Sensor(VGA)

5/6 modify

| Vendor   | P/N         |
|----------|-------------|
| WINDBOND | AL83L771K01 |
| GMT      | AL000780000 |


USD0.16



DDR3 Memory Aperture size(GPU)

DDR3 Memory Aperture size

| Vendor  | Vendor P/N      | STN B/S P/N              | RAM_STRAP2<br>DVPDATA_2 | RAM_STRAP1<br>DVPDATA_1 | RAM_STRAP0<br>DVPDATA_0 |
|---------|-----------------|--------------------------|-------------------------|-------------------------|-------------------------|
| Hynix   |                 |                          | 1                       | 1                       | 0                       |
|         | H5TQ1G63BFR-12C | AKD5LZGTW04<br>(64M*16)  | 1                       | 0                       | 0                       |
|         |                 |                          | 1                       | 0                       | 1                       |
| Samsung |                 |                          |                         |                         |                         |
|         | K4W1G1646E-HC12 | AKD5LGGT506<br>(64M*16)  | 0                       | 0                       | 0                       |
|         | K4W2G1646B-HC12 | AKD5MGGT500<br>(128M*16) | 0                       | 0                       | 1                       |




RAM\_STRAP2 SET DDR3 Vendor  
RAM\_STRAP[1:0] SET SIZE.

# CHANNEL B: 512MB DDR3 (16\*64M\*4pcs)


24

20 VMB\_DQ[63..0]  
20 VMB\_DM[7..0]  
20 VMB\_RQDS[7..0]  
20 VMB\_WDQS[7..0]


QSA[7..0]  
QSA# [7..0]




BOT Down



TOP Down




TOP Up




BOT Up


## Group-B0 VREF




## Group-B1 VREF




## MEM\_B0 CLK




## Group-B0 decoupling CAP



## Group-B1 decoupling CAP



## MEM\_B1 CLK




Quanta Computer Inc.

PROJECT : ZQ5




## IGPU HDMI LEVEL SHIFTER

IV@ --> iGPU only  
EV@ --> dGPU only





## SDVO I2C Control




## GPU Switchable Graphic HDMI source


## To Discrete




## HDMI connector




# SATA HDD(HDD)




# SATA ODD(ODD)




# LED(UIF)



# FAN(THM)



# TP CONN




**PROJECT : ZQ5**  
Quanta Computer Inc.

|       |                                  |                |
|-------|----------------------------------|----------------|
| Size  | Document Number                  | Rev            |
|       | <b>HDD/ODD/LED/SW/TP/FAN/MMB</b> | 1A             |
| Date: | Monday, July 12, 2010            | Sheet 27 of 43 |

4/21 change footprint andy(ZYD) H=7.0




28



updatefootprint 4/19 ZQ2

**120mil**



|      |             |
|------|-------------|
| Item | QCI P/N     |
| GMT  | AL000547000 |
| ROH  | AL008015K00 |




**PROJECT : ZQ5**  
Quanta Computer Inc.


|       |                                            |               |
|-------|--------------------------------------------|---------------|
| Size  | Document Number<br><b>MINI/USB/BT/HOLE</b> | Rev<br>1A     |
| Date: | Monday, July 12, 2010                      | Sheet 28 of 4 |






MIC




Internal Speaker




HP/SPDIF






LAN POWER



EEPROM




EEPROM Strapping

| EEPROM Type | EECLK | EEDATA |
|-------------|-------|--------|
| 24LC02      | 1     | 1      |
| Internal    | 1     | 0      |

# TRANSFORMER

4/27 modify it


32



4/21 change Part number  
DB0Z06LAN00 (follow Z08)

## RJ45 Conn

For EMI



|           |      |            |
|-----------|------|------------|
| LAN TRD0P | C765 | *10p/50V 4 |
| LAN TRD0N | C767 | *10p/50V 4 |
| LAN TRD1P | C772 | *10p/50V 4 |
| LAN TRD1N | C770 | *10p/50V 4 |
| LAN TRD2P | C773 | *10p/50V 4 |
| LAN TRD2N | C778 | *10p/50V 4 |
| LAN TRD3P | C782 | *10p/50V 4 |
| LAN TRD3N | C783 | *10p/50V 4 |



**PROJECT : ZQ5**  
Quanta Computer Inc.


|       |                                 |                |
|-------|---------------------------------|----------------|
| Size  | Document Number                 | Rev            |
|       | <b>LAN Transformer and RJ45</b> | 1A             |
| Date: | Monday, July 12, 2010           | Sheet 32 of 43 |

# CARD READER Controller

# 33


## 2 IN 1 CARD READER (SD/MMC)

Clock input selection  
'1' for 48MHz input [Default, Internal PU]  
'0' for 12MHz input




5/10 modify


|        |             |
|--------|-------------|
| Main   | DFHS11FR011 |
| Second | DFHS11FR033 |







5/10 change Card Redaer conn  
footpirt sdcard-sdsn09-08-xa-11p-smt




Close to connector



(OTH)





5/21 Modify



5/25 Modify



5/21 Modify




7/08 Add for ME.



7/08 Modify for ESD issue.





SHBM=0: Enable shared memory with host BIOS

SHBM

SHBM R


R289

10K 4

1/13 Confirm by vendor mail :  
Disabled ('1') if using FWH device on LPC.  
Enabled ('0') if using SPI flash for both system BIOS and EC firmware


## SM BUS PU

Change pull-up resistor (R148 /R154) from 10K to 4.7Kohm



Modify on 4/19


## SPI FLASH



1/13 Confirm by vendor mail :  
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)

|              |                   |             |
|--------------|-------------------|-------------|
| At 11/24 add |                   |             |
| Winbond      | W25X16AVSSIG      | AKE38FP0N01 |
| MXIC         | MX25L1605DM2I-12G | AKE38FP0Z00 |
| AMIC         | A25I 016M-E       | AKE38ZN0800 |


**HWPG**



### SM BUS ARRANGEMENT TABLE

|          |             |
|----------|-------------|
| SM Bus 1 | Battery     |
| SM Bus 2 | PCH         |
| SM Bus 3 | VGA Thermal |
| SM Bus 4 |             |

## POWER-ON Switch




## POWER-ON PAD(UIF)



### POWER-Smart Key(UIF)


DEL it 5/5




## INTERNAL KEYBOARD STRIP SET




**PROJECT : ZQ5**  
Quanta Computer Inc.

|       |                                              |                |
|-------|----------------------------------------------|----------------|
| Size  | Document Number<br><b>WPCE81 &amp; FLASH</b> | Rev<br>1A      |
| Date: | Monday, July 12, 2010                        | Sheet 35 of 43 |






[PWM]



$$\begin{aligned} \text{TON} &= 3.85\text{p} \cdot \text{RTON} \cdot \text{Vout} / (\text{Vin} - 0.5) \\ \text{Frequency} &= \text{Vout} / (\text{Vin} \cdot \text{TON}) \\ \text{TON} &= 3.85\text{p} \cdot 1\text{M} \cdot 1 / (\text{Vin} - 0.5) \\ \text{Frequency} &= 1 / (0.0036767) = 272\text{K} \end{aligned}$$


$$\begin{aligned} \text{L(ripple current)} &= (19 - 1.05) \cdot 1.05 / (1\text{u} \cdot 272\text{k} \cdot 19) \\ &\sim 3.647\text{A} \end{aligned}$$


$$\begin{aligned} \text{RILIM} &= 4.3\text{mohm} \cdot 20 - 1.823 / 20\text{uA} = 3.907\text{Kohm} \\ \text{I(choke)peak} &= 23.647\text{A} \end{aligned}$$




**PROJECT : ZQ5**  
Quanta Computer Inc.

| Size  | Document Number       | Rev            |
|-------|-----------------------|----------------|
|       | +1.05V (UP6111A)      | 1A             |
| Date: | Monday, July 12, 2010 | Sheet 38 of 43 |










Frequency(PR220=200K) 300K

| AMD Park VID Table |                   |            |
|--------------------|-------------------|------------|
| GPU_VID1 (GPIO15)  | GPU_VID2 (GPIO20) | +VGPU_CORE |
| 0                  | 0                 | 1.12V      |
| 1                  | 0                 | 1.05V      |
| 0                  | 1                 | 0.95V      |
| 1                  | 1                 | 0.9V       |









# PROJECT : ZQ5

## Quanta Computer Inc.

|       |                       |                |
|-------|-----------------------|----------------|
| Size  | Document Number       | Rev            |
|       | VCCP 1.8V(UP6111A)    | 1A             |
| Date: | Monday, July 12, 2010 | Sheet 42 of 43 |





|                                                                                                                                    |                           |                |
|------------------------------------------------------------------------------------------------------------------------------------|---------------------------|----------------|
|  <b>PROJECT : ZQ5</b><br>Quanta Computer Inc. |                           |                |
| Size                                                                                                                               | Document Number           | Rev            |
|                                                                                                                                    | <b>Thermal Protection</b> | 1A             |
| Date:                                                                                                                              | Monday, July 12, 2010     | Sheet 44 of 43 |

| PAGE | MODEL | Z R 6 MB |    |
|------|-------|----------|----|
|      |       | FROM     | TO |
| 1    | 1A    |          |    |
| 2    | 1A    |          |    |
| 3    | 1A    |          |    |
| 4    | 1A    |          |    |
| 5    | 1A    |          |    |
| 6    | 1A    |          |    |
| 7    | 1A    |          |    |
| 8    | 1A    |          |    |
| 9    | 1A    |          |    |
| 10   | 1A    |          |    |
| 11   | 1A    |          |    |
| 12   | 1A    |          |    |
| 13   | 1A    |          |    |
| 14   | 1A    |          |    |
| 15   | 1A    |          |    |
| 16   | 1A    |          |    |
| 17   | 1A    |          |    |
| 18   | 1A    |          |    |
| 19   | 1A    |          |    |
| 20   | 1A    |          |    |
| 21   | 1A    |          |    |
| 22   | 1A    |          |    |
| 23   | 1A    |          |    |
| 24   | 1A    |          |    |
| 25   | 1A    |          |    |
| 26   | 1A    |          |    |
| 27   | 1A    |          |    |
| 28   | 1A    |          |    |
| 29   | 1A    |          |    |
| 30   | 1A    |          |    |
| 31   | 1A    |          |    |
| 32   | 1A    |          |    |
| 33   | 1A    |          |    |
| 34   | 1A    |          |    |
| 35   | 1A    |          |    |
| 36   | 1A    |          |    |
| 37   | 1A    |          |    |
| 38   | 1A    |          |    |
| 39   | 1A    |          |    |
| 40   | 1A    |          |    |
| 41   | 1A    |          |    |
| 42   | 1A    |          |    |
| 43   | 1A    |          |    |
| 44   | 1A    |          |    |
| 45   | 1A    |          |    |
|      |       |          |    |
|      |       |          |    |
|      |       |          |    |
|      |       |          |    |

A      *First release*

ZQ5 MB

1. Page40: change HWP1\_1.5V pull up to +3V\_S5 for S3 issue
2. Page29: Add R570 pull up +1.5V for uma Audio I/O
3. Page26: Swap HDMI Lane2 for HDMI issue
4. Page31: U34 and R567 no stuff ,R555 stuff it for LAN ID issue
5. Page02: Q12 and Q13 change Part number from BAM700200F6 to BAM700200H2
6. Page29: R55 and R56 change Part number to CS33303F911(33K) for Audio
7. Page29: change R86 and U6 Pin5 pull up to +5V\_S5
8. Page29: change R84 value to 0 ohm
9. Page30: change Q25 and Q27 Part number to BAM70020002 as ZYB
10. Page25: L1, L2, L3 change to CX8LL680001
11. Page25: C1, C2, C3, C5, C6, C7 change to CH-5006JBD4
12. Page25: R11, R14 change to CS01502JB12
13. Page28: Add another BT circuit (USB port5), Add Q30, RN37, C792, CN22
14. Page07: Change R425, R426 to CS02492FB29 for CRT issue
15. Page13: Change BT 2.1 to USB port 7
16. Page28: Change BT 2.1 to USB port 7
17. Page25: change 0805 to SHORT Pad R71, R72, R98, R146
18. Page29: Stuff R84 U6 and no stuff R86 for Audio bobo noise
19. Page10: change R171 and R429 to bead CX8PG181001
20. Page30: stuff Q25 and Q27 and no stuff R46 R48 for Audio bobo noise
21. Page40: Add PR219
22. Page38: Add PR217
23. Page41: Add PR220
24. Page39: Add PR218
25. Page36: Change PR16 (0.01/F\_7520) to CS+0108GL13 (0.01\_3720)
26. Page41: DEL JP1 and JP4
27. Page39: DEL JP2 and JP3
28. Page38: change PR171, PR38 to short Pad
29. Page36: change PR125, PR14, PR26 to short Pad
30. Page37: change PR143, PR145, PR146, PR153, PR157, PR168, PR169, PR170, PR50, PR44, PR56 to short Pad
31. Page39: change PR120, PR121, PR104, PR103, PR70, PR75, PR82, PR85 to short Pad
32. Page40: change PR71, PR76, PR74 to short Pad
33. Page41: change PR209 to short Pad (EV@)
34. Page42: change PR24, PR197 to short Pad (EV@)
35. Page43: change PR203 to short Pad (EV@)
36. Page36: Change PQ26 to AO4468 (P/N: B4M44680003)
37. Page37: PD2 and PD5 no stuff
38. Page39: PC29 and PC31 no stuff
39. Page36: PJ1 change Part number to DFHD08MR140

D

```
01.Page39:PC83 no stuff
02.Page39:Change PR64 to CS24702FB10
03.Page16: Del C539 (*10U/6.3V_6).
04.Page17: Del C538 (*10U/6.3V_6).
05.Page38: Change AGND (0 ohm) to Short Pad(0603): PR154、PR217.
06.Page40: Change AGND (0 ohm) to Short Pad(0603): PR219、PR90.
07.Page41: Change AGND (0 ohm) to Short Pad(0603): PR210、PR220.
08.Page39:Change AGND (0 ohm) to Short Pad(0805): PR112,PR218.
09.Page43:Change PC164 (22uF/10V_1206) to CH6221M9A07 (22uF/6.3V_0805)
10.Page42:Change PC143 (22uF/10V_1206) to CH6221M9A07 (22uF/6.3V_0805)
11.Page34:Modify HOLE18 to dummy net.
12.Page34:Add HOLE22 for ME.
```

