

MODEL:		REV:	CHANGE LIST:	MODEL : ZL5 MB		
ZL5 MotherBoard	1A	FIRST RELEASE		PAGE	FROM	TO
	2A	01. Page2 : Unstaff R202 for correct clock setting 02. Page3 : Delete JP2, Unstaff C561 and C559 ~ C562, C567 change P/N to CH6101M9A07 due to the height limitaion 03. Page5 : Change DDR MD terminator resistor array to 56ohm 4P2R type 04. Page9 : Change R20 to 6.2K, Unstaff C13 05. Page10 : Modify the CRT circuit due to the bad signal quality of CM2009 (Delete U1, Add D25, D28 ~ D32, Q35, Q36, R405, R404, R406, U31, U32) 06. Page11 : RN5, RN7, RN8, RN11, RN20, RN21 change P/N to CJ282084N01 07. Page12 : Modify the power good circuit (Delete D15, Add R402, R403) 08. Page16 : Modify the lan led circuit to fit to the right led color definition (R350, R353 change to pull high, Add D26, D27, CN3 change footprint) 09. Page17 : CN7, CN8 change footprint 10. Page19 : HOLE25 change to TOP layer 11. Page20 : Cancel the HOLD# ciruit (Unstaff R95, R111, D5, D7, Q17, Staff Q15, R99) 12. Page21 : SW2, SW3 change P/N to DHPPS11BD0 13. Page22 : Add PR123, PD16, PC149; PD13 change P/N to BC05FA20Z01; PU12 change P/N to AL001999W16 14. Page23 : PR63 change to 11K/F; PD15 change P/N to BC10QS04C01; Staff PC77 1000P 15. Page25 : PL8, PL9 change size to RC0805; PD8, PD9 change P/N to BC10QS04C01 16. Page26 : Unstaff PQ4; PR101, PR105 change P/N to CS31003B919; PU9 change P/N to AJ017720W06 17. Delete JP1, JP2 ~ JP6 18. U20 change P/N to AJ007600T25 19. L7, L8, L9, L10, L11, L12, L13, L14, L15, L16, L18, L24, L26, L27, L40, L43, L47, L48, L49, L50 change P/N to CX0QNT03004 20. PQ3, PQ4, PQ5, PQ6, PQ8, PQ9, PQ10, PQ12, PQ13, PQ14, PQ15, PQ16, PQ18, PQ24, PQ32, PQ33, PQ35, Q2, Q3, Q4, Q5, Q6, Q8, Q9, Q11, Q26, Q27, Q34 change P/N to BAM70020074		1	3A	3B
				2	3A	3B
				3	3A	3B
				4	3A	3B
				5	3A	3B
				6	3A	3B
				7	3A	3B
				8	3A	3B
				9	3A	3B
				10	3A	3B
				11	3A	3B
				12	3A	3B
				13	3A	3B
				14	3A	3B
				15	3A	3B
				16	3A	3B
				17	3A	3B
				18	3A	3B
				19	3A	3B
				20	3A	3B
	3A	01. Page2 : Staff R176 33ohm for 302ELV clock 02. Page4 : Staff C131, C175, C188, C189 03. Page9 : Staff R295(0ohm), R294 change P/N to CS00002JB03, Unstaff Y4, C31, C554 for 302ELV clock; Add C710 ~ C713, R407 ~ R410 for EMI reserved. 04. Page10 : D17 change p/n to BC05FA20Z01 to enlarge the current limit; L1 ~ L3 change p/n to CX808600101 for EMI 05. Page12 : C633, C634 change P/N to CH01806JB07 to adjust RTC accuracy; Add JP1 for RTC reset 06. Page15 : Add C709 07. Page17 : Unstaff CN8, CN10; Add C700 ~ C708 for EMI 08. Page19 : Delete HOLE18; Staff PAD4 for modem cable		21	3A	3B
				22	3A	3B
				23	3A	3B
				24	3A	3B
				25	3A	3B
				26	3A	3B
	3B	01. Page17 : L36, R274, R279 change p/n to CX8HS121001; Staff R270, R273 100pF 02. Page18 : L54, L55 change p/n to CX8HS121001; Unstaff R260, R261, R265, R271, R278 03. Page19 : Staff PAD9(FDMK1004010) for EMI 04. Page22 : Unstaff PR112 for thermal shutdown working properly 05. Q2, Q3, Q4, Q5, Q6, Q8, Q9, Q11, Q18, Q26, Q27, Q34, Q35, Q36, PQ3, PQ4, PQ5, PQ6, PQ8, PQ9, PQ10, PQ12, PQ13, PQ14, PQ15, PQ16, PQ18, PQ24, PQ32, PQ33, PQ35 change p/n to BAN70020Z13				
 Quanta Computer Inc.		PROJECT : ZL5	APPROVE BY: SAINT LIN	DRAWING BY:DILBERT YU	REV 3B	COVER SHEET 1 OF 1
		MB ASSY'S P/N : 31ZL5MB0009	PROJECT LEADER: SAINT LIN	DOCUMENT NO:	DATE :2005/3/9	

CLK-GEN
ICS 952801

Page 2

HOST 200MHz
ZCLK 133MHz
AGP 66MHz
PCI 33MHz
USB 48MHz
REF 14.318MHz

3V/5V

Page 22

3V_ALWAYS
5VPCU
3V_S5
1.8V_S5
3VSUS
5VSUS
+3V
+5V
15V

2.5V/1.25V

Page 23

2.5VSUS
1.25VREF
+2.5V
DDR_VTT

**1.2V/1.5V
1.8V**

Page 24

+1.2V_HT
+1.5V
+1.8V

CPU CORE

Page 25

VCC_CORE

**BATTERY
CHARGER**

Page 26

DDR SO-DIMM

Page 5

DDR 333

CPU
AMD Athlon64
SMT uPGA754

Page 3,4

HyperTransport
16x16
1600MT/s

Thermal
Thermal sensor & Fan

ZL5
Block Diagram

NB
SIS M760GX
(698 PIN BGA)

Page 6,7,8

MuTIOL(1GB/s)

HDD
Primary Master

Page 19

ATA 66/100

ODD
Secondary Master

Page 19

ATA 66/100

USB
3x connector

Page 15

USB 2.0

MINI USB
(BLUETOOTH)

Page 15

SB
SIS 963L
(371 PIN BGA)

Page 11,12,13

Int. Keyboard
87-Key

Page 21

Touch Pad
6-Button

Page 21

EC
NS PC97551

Page 20

LPC

PCI 2.2 133MB/s (33MHZ)

CardBus
TI PCI1410

Page 14

LAN PHY
RTL8201CP

Page 16

MII

AC'97 2.1

AC97 Codec
ALC203

Page 17

BIOS

Page 20

REQ0#, GNT0#
INTB#, INTC# IDSEL : AD22

Mini PCI
WLAN 802.11A/G

Page 15

Antenna

CardBus
TI PCI1410

Page 14

PC Card
1x type-I/II

Transformer

Page 16

MDC1.5
56K MODEM

Page 17

RJ-45

Page 16

RJ-11

Page 16

AMP
MAX9755

Page 18

MIC-In Jack


Line-In Jack

HP-Out Jack


Int. Speaker




PROJECT : ZL5
Quanta Computer Inc.



By-Pass Capacitors Place Close to Clock Generator



Frequency Selection




CLK Table for SiS M760 (Not For ICS ICS-952801)

SiS 755/M760 CLOCK									
(FS4)	(FS3)	(FS2)	(FS1)	(FS0)	CPU (MHz)	ZCLK (MHz)	AGPCLK (MHz)	PCI (MHz)	VCO (MHz)
0	0	0	0	0	200	66.66	66.66	33.33	400
0	0	0	0	1	200	100	66.66	33.33	400
0	0	0	1	0	200	133.33	66.66	33.33	400
0	0	0	1	1	200	166.66	66.66	33.33	1000
0	0	1	0	0	233	66.66	66.66	33.33	466
0	0	1	0	1	233	93.2	66.66	33.33	466
0	0	1	1	0	233	133.28	66.66	33.33	933
0	0	1	1	1	233	139.8	69.9	33.33	699
0	1	0	0	0	266	66.66	66.66	33.33	266
0	1	0	0	1	266	106.4	66.5	33.33	532
0	1	0	1	0	266	133	66.5	33.33	532
0	1	0	1	1	266	159.6	66.5	33.33	798
0	1	1	0	0	200	133	50	33.33	400
0	1	1	0	1	200	114	66.66	33.33	800
0	1	1	1	0	200	142	66.66	33.33	1000
0	1	1	1	1	200	160	66.66	33.33	800


SiS 755/M760 CLOCK									
(FS4)	(FS3)	(FS2)	(FS1)	(FS0)	CPU (MHz)	ZCLK (MHz)	AGPCLK (MHz)	PCI (MHz)	VCO (MHz)
1	0	0	0	0	180	135	67.5	33.75	
1	0	0	0	1	185	132.14	66.07	33.04	
1	0	0	1	0	190	135.71	67.08	33.93	
1	0	0	1	1	195	130	65	32.5	
1	0	1	0	0	205	136.66	68.33	34.17	
1	0	1	0	1	210	140	70	35	
1	0	1	1	0	215	129	64.5	32.25	
1	0	1	1	1	220	132	66	33	
1	1	0	0	0	66.66	66.66	66.66	33.33	
1	1	0	0	1	66.66	100	66.66	33.33	
1	1	0	1	0	100	100	66.66	33.33	
1	1	0	1	1	100	133.33	66.66	33.33	
1	1	1	0	0	133	100	66.66	33.33	
1	1	1	0	1	133	133.33	66.66	33.33	
1	1	1	1	0	166	100	66.66	33.33	
1	1	1	1	1	166	133.33	66.66	33.33	




PROJECT : ZL5
Quanta Computer Inc.



CPU DDR/POWER I/F





[3] CADIP[15..0] CADIP[15..0]
[3] CADIN[15..0] CADIN[15..0]
[3] CADOP[15..0] CADOP[15..0]
[3] CADON[15..0] CADON[15..0]

CADIP15
CADIP14
CADIP13
CADIP12
CADIP11
CADIP10
CADIP9
CADIP8
CADIP7
CADIP6
CADIP5
CADIP4
CADIP3
CADIP2
CADIP1
CADIP0
CADIN15
CADIN14
CADIN13
CADIN12
CADIN11
CADIN10
CADIN9
CADIN8
CADIN7
CADIN6
CADIN5
CADIN4
CADIN3
CADIN2
CADIN1
CADIN0
CADOP15
CADOP14
CADOP13
CADOP12
CADOP11
CADOP10
CADOP9
CADOP8
CADOP7
CADOP6
CADOP5
CADOP4
CADOP3
CADOP2
CADOP1
CADOP0
CADON15
CADON14
CADON13
CADON12
CADON11
CADON10
CADON9
CADON8
CADON7
CADON6
CADON5
CADON4
CADON3
CADON2
CADON1
CADON0

LRCAD_N0
LRCAD_P0
LRCAD_N1
LRCAD_P1
LRCAD_N2
LRCAD_P2
LRCAD_N3
LRCAD_P3
LRCAD_N4
LRCAD_P4
LRCAD_N5
LRCAD_P5
LRCAD_N6
LRCAD_P6
LRCAD_N7
LRCAD_P7
LRCAD_N8
LRCAD_P8
LRCAD_N9
LRCAD_P9
LRCAD_N10
LRCAD_P10
LRCAD_N11
LRCAD_P11
LRCAD_N12
LRCAD_P12
LRCAD_N13
LRCAD_P13
LRCAD_N14
LRCAD_P14
LRCAD_N15
LRCAD_P15
LRCOMP
C28

[3] CLKON1 J25
[3] CLKOP1 K25
[3] CLKON0 J27
[3] CLKOP0 K27
[3] CTLONO D29
[3] CTLOP0 E29

755CLK- A11
755CLK+ A12
HTAVDD C11
HTAVSS B11
HTPHYAVDD C12
HTPHYAVSS B12

[3] LDTSTOP# E11
[12] LDTREQ# D12
[3] LDTREST# D11

[9] VBCLK R80 10 4

+1.2V_HT R49 75 4
R50 75 4
[2] CPUCLK1_L C136 3900P 6 755CLK-
[2] CPUCLK1_H C122 3900P 6 755CLK+
R53 169/F_6

HOST_TX
HOST_RX
M760-1

LVDS/AGP

AC/BE#3 H3
AC/BE#2 L4
AC/BE#1 N5
AC/BE#0 R4
AREQ# A6
AGNT# B6
AFRAME# L6
AIRDY# L1
ATRDY# M4
ADEVSEL# M5
ASERR# M1
ASTOP# M2
APAR N6
RBF# C4
WBF# A3
GC_DET# D6
PIPE#ADBIH G6
ADBIH E6
SB_STB C1
SB_STB# C2
AD_STB0 T2
AD_STB#0 R1
AD_STB1 J2
AD_STB#1 H1
AGPCLK AA1
AGPCOMP_P V2
AGPCOMP_N V3
A1XAVDD A4
A1XAVSS A5
A4XAVDD AA2
A4XAVSS AA3
AGPREF V1
AGPVSSREF V4

+1.8V R315 4.7K_4
VB CAD [9]

[9] VAD[11..0]
[9] VAGCLK
[9] VAHSYNC
[9] VAVSYNC
[9] VADE
[9] VBD[11..0]
[9] VBCLK
[9] VBHSYNC
[9] VBVSYSN
[9] VBDE
[9] VBCTL1
[9] VBCTL0



A1XAVDD R62 0 6
C230 .1U_4
C181 .01U_4
A1XAVSS
A4XAVDD L48
WB201209B121QNT03
C597 .1U_4
C601 .01U_4
C59 10U/10V_8
A4XAVSS
HTAVDD L16
WB201209B121QNT03
C145 .1U_4
C153 .01U_4
C56 10U/10V_8
HTAVSS
HTPHYAVDD L40
WB201209B121QNT03
C566 .1U_4
C568 .01U_4
C47 10U/10V_8
HTPHYAVSS

Place close to chip
AGPRCOMP R90 49.9/F 6
CPU_VCCA
LDTREQ# R52 1K 4
+1.2V_HT
LRCOMP R29 100/F 6
LTCOMP R30 49.9/F 6
LTCOMPP R36 49.9/F 6
AGPRCOMP R322 43.2/F 6
VAGCLK C604 *10P 4
VBCLK C227 *10P 4
MVCLK C212 *10P 4





20mil
+1.8V R318 124/F_6
R323 124/F_6
R320 *33_4
C606 *22P_4
Near 200mil

PROJECT : ZL5
Quanta Computer Inc.


Size Document Number
M760GX(HT LINK/AGP)
Date: Thursday, March 10, 2005 Sheet 6 of 26 Rev 3B



NB Hardware Trap has internal pull-down in SiS M760 chip



M760-2




SiS755/760 NB Hardware Trap Table

	755/760	ON/1	OFF/0	Internal	Default
DLLEN#	CPUCLK/ZCLK/AGPCLK PLL/DLL Circuit Enable	DISABLE	ENABLE	Pull Low	Low/0
TESTMODE0				Pull Low	
TESTMODE1	755 Test Mode Selection	1: Mode1	0: Mode0	Pull Low	
TESTMODE2	755 Test Mode Enable	ENABLE	DISABLE	Pull Low	Low/0
TRAP0	MuTIOL Version 1, 2	Ver. 1	Ver. 2	Pull Low	Low/0
TRAP1	MuTIOL DBI Mode	DISABLE	ENABLE	Pull Low	Low/0
TRAP2	MuTIOL Initial Packet Series Mode	DISABLE	ENABLE	Pull Low	Low/0
TRAP3	Reserve			Pull Low	High/1
TRAP4	Reserve			Pull Low	High/1

Place near 755/760 chip.

MuTIOL 1.0 Vref=0.5*VCC1.8

MuTIOL 2.0 Vref=0.25*VCC1.8




PROJECT : ZL5
Quanta Computer Inc.

If Support SiS M760LV IVDD=1.5V


M760-4

Power




M760-5








Power











LAYOUT: Place HT bypass caps on topside near connected Lokar HT link.







Place these capacitors under 760 solder side.




PROJECT : ZL5
Quanta Computer Inc.














OTHERS

USB


963L - 3




ID Select : AD17
Interrupt Pin : INTD#
Request Indicate : REQ1#
Grant Indicate : GNT1#






ID Select : AD22
 Interrupt Pin : INTB# , INTC#
 Request Indicate : REQ0#
 Grant Indicate : GNT0#



[11,14] AD[0..31] ADI0..31









MINIPCI_DGMC4000382



PROJECT : ZL5
 Quanta Computer Inc.

Size	Document Number	Rev
	MINI PCI/USB	3B
Date:	Thursday, March 10, 2005	Sheet 15 of 26





1. You could simply connect RESETB to PCI Reset. And just discard R30, R28, C20.
2. If Wake on Lan feature is needed, you have to supply power from auxiliary power for all LAN-related circuit including RTL8201BL/CL/CP and MAC. In this kind of application, discard R29 and retain other components for one resetting upon power up.








Reserved for 8201CL/CP LED Mode Change to compatible with BL
COL R354 5.1K 4 VDD33

Reserved for ensuring 8201BL/CL/CP latch to UTP Mode.
RXER R339 5.1K 4

Reserved for ensuring 8201CL/CP latch to normal operation mode.
CRS R341 5.1K 4

ACT# R351 5.1K 4 VDD33
100MBPS# R350 5.1K 4
LANLED2 R353 5.1K 4
LANLED1 R352 5.1K 4
LANLED4 R347 5.1K 4














PROJECT : ZL5
Quanta Computer Inc.

Size	Document Number	Rev
	CODEC(ALC203)/MDC1.5	3B
Date:	Thursday, March 10, 2005	Sheet 17 of 26







PROJECT : ZL5
Quanta Computer Inc.


Size	Document Number	Rev
	AUDIO AMP	3B
Date:	Thursday, March 10, 2005	Sheet 18 of 26






PCLK 591 R117 *22 4 C248 *10P 4




Should have a 0.1uF capacitor close to every GND-VCC pair + one larger cap on the supply.





	I/O Address	
BADDR1-0	Index	Data
0 0	2E	2F
0 1	4E	4F
1 0	(HCFGBAH, HCFGBAL)	(HCFGBAH, HCFGBAL)+1
1 1	Reserved	




BIU configuration should match flash speed used.










INT K/B






FAN CONTROL



TOUCH PAD










PROJECT : ZL5
Quanta Computer Inc.


Size	Document Number	Rev
	2.5VSUS/+1.25TERM	3B
Date	Thursday, March 10, 2005	Sheet 23 of 26



PROJECT : ZL5
Quanta Computer Inc.

Size	Document Number	Rev
	+1.5V/+1.8V/+1.2V	3B
Date	Thursday, March 10, 2005	Sheet 24 of 26

Vcore



Rds(on) : 8.2m (max.)

ISL6559 over current trip level : 90uA(typ.)

Full load Isen current : 90uA/1.5 ~ 60uA

AMD LPM 35W current 28A

$Rds(on) * Io(phase) = Rsen * Isen$

$8.2m * 1.3 * (28A/2) = Rsen * 60uA$

$Rsen = 2.48K \sim 2.49K$

OCP : $28A * 1.5 = 42A$



PROJECT : ZL5
Quanta Computer Inc.

