


Orta Block Diagram



PCB Layer Stackup

L1: Signal 1
L2: VCC
L3: Inner Signal 2
L4: Inner Signal 3
L5: GND
L6: Signal 4

CPU V CORE

INPUT	OUTPUT
<i>DCBATOUT</i>	<i>VCC_CORE_S0</i>

SYSTEM DC/DC

INPUT	OUTPUT
<i>DCBATOUT</i>	<i>1D2V_S0</i> <i>1D8V_S3</i>

SYSTEM DC/DC

INPUT	OUTPUT
DCBATOUT	5V_S5 3D3V_S5

SYSTEM LDO

INPUT	OUTPUT
1D8V_S3	0D9V_S3

SYSTEM LDO

INPUT	OUTPUT
3D3V_S5	1D2V_S5
3D3V_S0	2D5V_S0
3D3V_S0	1D5V_S0

SYSTEM LDO

INPUT	OUTPUT
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5

Battery Charger

INPUTS	OUTPUTS
$AD+$ $BAT+$	$DCBATOUT$

<Variant Name>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title **BLOCK DIAGRAM**

Size	Document Number
------	-----------------

Size: A3
Document Name: Orta

Date: Tuesday, December 12, 2006 Sheet 1 of 46

hexainf@hotmail.com
GRATIS - FOR FREE

SA: 07/31/06 Start

- SB change
power team
- 1.change L7, L9 to 68.1R510.10D
 - 2.change U12 to 84.04706.037
 - 3.change R66 to 10K ohm

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CHANGE HISTORY

Size

A3

Document Number

Orta

Date:

Tuesday, December 12, 2006

Rev




SA

Sheet




2

of

46



LAYOUT: Place on backside of processor.




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU(4/4) Power	
Size A3	Document Number	Rev SA	
Date: Tuesday, December 12, 2006		Sheet 7	of 46


PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor



Decoupling Capacitor

**Put decap near power(0.9V)
and pull-up resistor**



<Core Design>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	DDR DAMPING & TERMINATION
-------	--------------------------------------


Size A3	Document Number Orta	Rev SA
------------	--------------------------------	-----------

Date: Tuesday, December 12, 2006 Sheet 8 of 46




CLAW HAMMER TO NB

NB TO CLAW HAMMER



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NB-RS690M HT			
Size	Document Number	Rev	
A3		SA	
Date:	Tuesday, December 12, 2006	Sheet	10 of 46




<Core Design>

緯創資通








Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
NB-RS690M MEM/PCIE LINK I/F			
Size	Document Number	Orta	Rev
A3			SA
Date:	Tuesday, December 12, 2006	Sheet 11 of 46	



LCD/INVERTER CONN









<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD CONN & LED**

Size: Document Number: **Orta** Rev: **SA**







Date: Tuesday, December 12, 2006 Sheet 14 of 46







緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CRT/TV Connector			
Size	Document Number		Rev
	Orta		SA
Date:	tuesday, December 12, 2006	Sheet 15 of	46

Place these components close to U13 and use ground guard for 32K_X1 and 32K_X2.



PLACE SATA AC DECOUPLING
CAPS CLOSE TO SB460




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB600 ACPI/GPIO/SATA/IDE (2 of 5)**

Size: A3 Document Number: Orta


Date: Tuesday, December 12, 2006 Sheet 17 of 46





PCI_CLK4
PCI_CLK6
PCI_CLK0
PCI_CLK1

19 AC_SDATAOUT
16,31 PCLK_KBC
15 CLK33_LPCROM
16 PCI_CLK0
16,25 PCLK_PCM




REQUIRED SYSTEM STRAPS

		SB600				
		AC_SDOUT	PCI_CLK4	PCI_CLK6	PCI_CLK0	PCI_CLK1
PULL HIGH	USE DEBUG STRAPS	USE INT. PLL48	CPU IF=K8 DEFAULT	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM		
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	USE EXT. 48MHZ DEFAULT	CPU IF=P4	DEFAULT		

SB600 HAS 15K INTERNAL PU FOR PCI_AD[23..28]

16,25 PCI_AD28
16,25 PCI_AD27
16,25 PCI_AD26
16,25 PCI_AD25
16,25 PCI_AD24
16,25 PCI_AD23



DEBUG STRAPS

		PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
STRAP HIGH		RESERVED	RESERVED	RESERVED	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOT FAIL TIMER DISABLE DEFAULT
STRAP LOW					USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOT FAIL TIMER ENABLE

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

SB600 STRAPPING PIN

Size A3

Document Number


Orta

Rev SA



Date: Tuesday, December 12, 2006

Sheet 20 of 46

SATA HD Connector




ODD Connector



bom1



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
HDD and CDROM	
Size	Document Number
Orta	
Date: Tuesday, December 12, 2006	Sheet 21 of 46





MDC 1.5 CONN



LAN Connector



GIGA Lan Transformer





1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

RJ11 signal must leave the other signal or power plane 100mil.

DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN Connector

Size
A3

Document Number

Orta

Rev


SA

PCMCIA Socket

Cardbus I/F



CBB_D[15..0] << >> CBB_D[15..0] 25
CBB_A[25..0] << >> CBB_A[25..0] 25

CBB_IORD# 25
CBB_IOWR# 25
CBB_CE# 25
CBB_WE# 25
CBB_REG# 25
CBB_CE1# 25
CBB_CE2# 25
CBB_BVD1# 25
CBB_BVD2# 25
CBB_CD1# 25
CBB_CD2# 25
CBB_VS1# 25
CBB_VS2# 25



2nd source: 21.H0140.001

CLOSE TO CHIP




2nd source: 20.F0853.040

XD
MS / MS PRO
SD / SD IO / MMC







Title		PCMCIA / 1394 / CARD READER		Rev	SA
Size		Document Number		Orta	
Date: Tuesday, December 12, 2006 Sheet 27 of 46					

Mini Card Connector

NEWCARD Connector



Reserve the symbol
for bottom side
connector




bom1

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
MINI CARD / NEW CARD			
Size	Document Number		Rev
	Orta		SA
Date:	Tuesday, December 12, 2006	Sheet 28 of 46	

KBC_MUTE_GPI08

[illegible]

The schematic diagram illustrates the audio output stage of the SB module. It features a differential output stage with two 22R2J-2-GP resistors (R500, R499) connected to the SRN1KJ-7-GP RN61 op-amp. The outputs are labeled OUTL and OUTR. The circuit includes a 29 LINEOUT_JD# pin, SPKR L A1 and SPKR R A1 pins, and a PHONE-JK235-GP connector. The output is connected to a speaker or headphones via a 22.10135.B21 connector.

[illegible]

MIC IN

29 MIC_ID# <<<

29 AUD_MICIN_R <<<

29 AUD_MICIN_L <<<

R493 0R2J-2-GP AUD_MIC_R

R495 0R2J-2-GP AUD_MIC_L

EC131 SC1KP50V2KX-1GP

EC130 SC1KP50V2KX-1GP

D494 10KR2J-5-GP

D495 10KR2J-5-GP

DDV


MICIN1

NP3 NP3 5 4 3 2 1



PHONE_JK233-GP

22.10133.B01


Internet Button





Mail Button





Program Button





E-Button




SYNC



EPRESENTATION




ELOCK




Cover Up Switch

2nd source:20.F00984.002







Check test point




Test Point 放在 Dimm Door 打開可量測處

EMI Bypass cap.




Internal KeyBoard CONN




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title	BUTTONS / KB / TOUCHPAD		
Size	Document Number	Rev	SA
Date	Tuesday, December 12, 2006	Sheet 32 of 46	




TOP VIEW




(BOTTOM VIEW)

GOLDEN FINGER FOR DEBUG BOARD




Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46



<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
BIOS		
Size A3	Document Number Orta	Rev SA
Date: Tuesday, December 12, 2006	Sheet 33 of 46	





<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
POWERGOOD&ENABLES(1/2)			
Size A3	Document Number Orta	Rev SA	
Date: Tuesday, December 12, 2006	Sheet 34	of	46


CPU_CORE
ISL6264CRZ




TI TPS51120
3D3V/5V




Adapter




Charger_ISL6255




TI TPS51116
1.8V / 0.9V



ISL6268_1D2V



ISL6268_VGA_CORE




<Core Design>


CPU_VCORE
VID=1.20V(25W)/1.15V(35W)
Iomax=21A(25W)/35A (35W)
OCP=40A~45A

TABLE 1. VOLTAGE IDENTIFICATION CODES

VID5	VID4	VID3	VID2	VID1	VID0	DAC
0	0	0	0	0	0	1.550
0	0	0	0	0	1	1.525
0	0	0	0	1	0	1.500
0	0	0	0	1	1	1.475
0	0	0	1	0	0	1.450
0	0	0	1	0	1	1.425
0	0	0	1	1	0	1.400
0	0	0	1	1	1	1.375
0	0	1	0	0	0	1.350
0	0	1	0	0	1	1.325
0	0	1	0	1	0	1.300
0	0	1	0	1	1	1.275
0	0	1	1	0	0	1.250
0	0	1	1	0	1	1.225
0	0	1	1	1	0	1.200
0	0	1	1	1	1	1.175
0	1	0	0	0	0	1.150
0	1	0	0	0	1	1.125
0	1	0	0	1	0	1.100
0	1	0	0	1	1	1.075
0	1	0	1	0	0	1.050
0	1	0	1	0	1	1.025
0	1	0	1	1	0	1.000
0	1	0	1	1	1	0.975
0	1	1	0	0	0	0.950
0	1	1	0	0	1	0.925
0	1	1	0	1	0	0.900
0	1	1	0	1	1	0.875
0	1	1	1	0	0	0.850
0	1	1	1	0	1	0.825
0	1	1	1	1	0	0.800
0	1	1	1	1	1	0.775
1	0	0	0	0	0	0.7525
1	0	0	0	0	1	0.75
1	0	0	0	1	0	0.7375
1	0	0	0	1	1	0.725
1	0	0	1	0	0	0.7125
1	0	0	1	0	1	0.7
1	1	1	1	1	1	0.375




Overlap with one of H/S MOSFET




VCC_CORE_S0

20061109




Close to Choke

20061109



Close to Choke




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU Vcore Power_2			
Size	Document Number		Rev
A3	Orta		SA
Date: Tuesday, December 12, 2006		Sheet 38 of 46	

Aux Power
3D3V_AUX_S5



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
3D3V AUX			
Size	Document Number		Rev
A3	Orta		SA
Date:	Tuesday, December 12, 2006	Sheet 39 of 46	

CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S


ACSET Threshold 1.27V typ.
ACSET > 1.29V Max. --> AC
DETECT

ISOURCE_MAX = (((ACLIM/VREF)*0.05+0.05)/Rsense)
Adaptor is 90W/19V : I_LIMIT = 4.02A (85%)


VADJ	Cell voltage
VREF	4.41V/cell
Float	4.20V/cell
GND	3.99V/cell


<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CHARGER ISL6225		
Size	Document Number	Rev
A3	Orta	SA
Date: Tuesday, December 12, 2006	Sheet 40	of 46



<Variant Name>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AD/BATT CONN			
Size A3	Document Number	Orta	Rev SA
Date: Tuesday, December 12, 2006	Sheet	41	of 46





Iomax=5A
OCP>10A

5V_S5

5V_PWR

TC14

SE220U6D3VM-15GP

TC15

ST220U6D3VM-15GP

R388 0R2J-2-GP



R386 0R2J-2-GP


Nippon Chemi-Con Al Cap. 6D3V, F61 ESR=10mohm.

NEC 220uF 6D3V, V Size ESR=25mohm

Maximum current:5A
If LIR=0.35
 $\Delta I=5 \times 0.35=1.75A$
 $V_{in}=20V; F_{sw}=400K$
 $L \sim 3.3uH$

OCP:5x2=10A
 $I_{ocp}=10 - (1.75/2) \sim 9.125A$
 $V_{th}=9.125A \times 24m\Omega=219mV$
 $R(I_{lim})=(219mV \times 10)/5uA$
 $\sim 438K \rightarrow 442K$





Id=9.6A
Qg=18-nC,
Rdson=13.5~16.5mohm

Id=13.2A
Qg=27nC,
Rdson=6.8~8.2mohm


Tai-Tech
DCR=3.5m ohm
Irms=20A, Isat=28A

1D8V Iomax=8A
OCP>16A

Voutsetting=1.8046V

Nippon
Chemi-Con
Al Cap.
390uF/2D5V
ESR=15mohm

Kemet
220uF/ 4V
ESR=15mohm



$$V_{out} = 0.758V * (R1 + R2) / R2$$

19,31.44 PM_SLP_S5#
34,44 1D2V_S0_EN

20061113

OCP

20061109

Id=9.2A
Qg=9~12nC,
Rdson=17.4~22mohm

Id=9.6A
Qg=18-nC,
Rdson=13.5~16.5mohm


20061109
Netswap
DCR=7.5m ohm
Irms=12A, Isat=20A

1D2V Iomax=8A
OCP>16A

Voutsetting=1.2047V

Kemet
220uF/ 4V
ESR=15mohm


Nippon
Chemi-Con
Al Cap.
390uF/2D5V
ESR=15mohm



$$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$$

$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in}))$$

	GND	OPEN	V5FILT
TONSEL	230k/CH1 283k/CH2	283k/CH1 346k/CH2	346k/CH1 423k/CH2




STRP_DATA	1D2V(VCC_NB)
0	1.0
1	1.2

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

TPS51124 1D8V 1D2V


Title	Document Number	Rev
Size	Orta	SA
Date: Tuesday, December 12, 2006	Sheet 43 of 46	




DUMMY in SA




34.42Y01.001




34.42Y01.001




34.4G502.001




DY




34.42Y01.001
34.42Y01.001




34.39S07.001




34.49U26.001
34.49U26.001




34.39S07.001




34.39S07.001



34.39S07.001








34.39S07.001




34.39S07.001


TOP(CARD READER BD)
34.42Y01.011




BOT(MDC)
34.42Y01.011












BOT(CPU)
34.42Y01.011



BOT(SB)
34.42Y01.011



BOT(MINI CARD)
34.4G502.001



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
EMI/Spring/Boss		
Size	Document Number	Rev
	Orta	SA
Date: Tuesday, December 12, 2006		
Sheet 46 of 46		