

ZY7 SYSTEM BLOCK DIAGRAM




CPU CORE ISL6265A
PAGE 29

NB CORE (RT8202)
PAGE XX

DDR II SMD DR_VTERM
1.8VSUS(TPS51116REGR)
PAGE 31

SYSTEM POWER
ISL6237
PAGE 28

SYSTEM CHARGER
(ISL6251A)
PAGE 27



PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQO# / GNT0#	AD20	INTF#	OZ601



PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : SGND
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : SVCC
- LAYER 6 : BOT




PROCESSOR HYPERTRANSPORT INTERFACE

VLDLT_Ax AND VLDLT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE



Athlon 64 S1g2 SOCKET_638_PIN
Athlon 64 S1g2
Processor Socket
SOCKET_638_PIN

NO STUB
for HT3




LAYOUT: Place bypass cap on topside of board
NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS
PLACE CLOSE TO VLDLT0 POWER PINS

Quanta Computer Inc.
PROJECT : ZY7


Size	Document Number	Rev
	AMD Griffin HT I/F	1A
Date:	Thursday, June 26, 2008	Sheet 3 of 35

VDD VTT SUS CPU IS CONNECTED TO THE VDD VTT SUS POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE





Athlon 64 S1g2 SOCKET_638_PIN
 Athlon 64 S1g2 Processor Socket SOCKET_638_PIN

Processor DDR2 Memory Interface




To reverse SODIMM socket

To normal SODIMM socket




PLACE CLOSE TO PROCESSOR WITHIN 1.5 INCH





PLACE CLOSE TO PROCESSOR WITHIN 1.5 INCH






Athlon 64 S1g2 SOCKET_638_PIN
 Athlon 64 S1g2 Processor Socket SOCKET_638_PIN




PROCESSOR POWER AND GROUND





REV B: Add HDMI CAP circuit for layout request --0216





Quanta Computer Inc.
PROJECT : ZY7

Size	Document Number	Rev
	RX780/RS780-PCIE I/F 2/4	1A
Date:	Thursday, June 26, 2008	Sheet 9 of 35

Need Check RGB Pull Low RES value!--1026

REV E: Change R393 value from 150ohm to 133ohm following AMD change---0214



Change PU from +3V to VDDQ_NB.--1015

selects Loading of straps from EPROM
 1 : use default vaule , default
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
 RX780 --RS780_AUX_CAL
 RS780 -- SUS_ATAT

Enables Debug Bus access through memory T/O pads and GPIO.
 0 : Enable RS780 , Default
 1 : Disable RS780
 (RS780 use VSYNC#)

Indicates if memory Side port is available or not
 0 : available RS780 , Default
 1 : Not available RS780 (RS780 use HSYNC#)


For external EEPROM Debug only

RX780


RS780

RS780


RS780/RX780




REV B: Change PU from +3V_S5 to +3V follow AMD CRB suggest.--0201



REV B: Add C601,C646,C647,C648 100PF for EMI request.--0201




C:REV Change it follow AMD suggest.



RX780/RS780 POWER DIFFERENCE TABLE







PIN NAME	RX780	RS780	PIN NAME	RX780	RS780
VDDHT	+1.1V	+1.1V	IOPLLVD	NC	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDDI	NC	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	NC	+1.8V
VDDG18	+1.8V	+1.8V	PLLVD	NC	+1.1V
VDD18_MEM	NC	+1.8V	PLLVD18	NC	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	NC	+1.8V/1.5V	VDDLTP18	NC	+1.8V
VDDG33	NC	+3.3V	VDDL18	NC	+1.8V
IOPLLVD18	NC	+1.8V	VDDL23	NC	NC




VDD33 - 3.3V I/O
Not applicable to RX780



Quanta Computer Inc.
PROJECT : ZY7





REV C: Add C178 --0408



Add Pull high RES.--1011


R464 4.7K 4 KBSM#








Add HDA for MXM.--1015

Ver D: Change---0520

To Azalia



To Modem Board






SATA PORT 0,1,2,3 support AHCI mode

PLACE SATA AC COUPLING CAPS CLOSE TO SB600




SATA1



SATA2







SATA ODD



IF THERE IS NO IDE, TEST POINTS FOR DEBUG BUS IS MANDATORY

NOTE: PLACE SATA_CAL RES VERY CLOSE TO BALL OF SB700 R361 IS 1K 1% FOR 25MHZ XTAL, 4.99K 1% FOR 100MHZ INTERNAL CLOCK



Change from +3V to +3V_S5--1212


AVDD--H/W monitor Analog power



OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.


REV C: Add C684 and C696 ---0408

It must ready before RSMRST#




	PCI_CLK_TPM	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	AZ_RST#
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	INTERNAL RTC DEFAULT	EC ENABLED
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT

REQUIRED STRAPS




TYPE	GPIO16	GPIO17
FWH	L : 2.2K pull down	L : 2.2K pull down
LPC	NC	L : 2.2K pull down
SPI	L : 2.2K pull down	NC
RSVD	NC	NC

DEBUG STRAPS SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	



REV B: U7,R179 unstuff,PR183 stuff, follow A1-2chip ---0202

NB/SB POWER GOOD CIRCUIT

REV B: Add 1N Capacitor to Smoothing NB_PWRGD_IN ---0202



- AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
- ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5

Quanta Computer Inc.
PROJECT : ZY7


Size Document Number
SB700-STRAPS,PWRGD Rev 1A

Date: Thursday, June 26, 2008 Sheet 16 of 35


To NEW-CARD & EXT. USB





Bluetooth



INT. USB




MINI-CARD




Quanta Computer Inc.
PROJECT : ZY7

Size	Document Number	Rev
	NEW&MINI&TV CARD/USB/BT/CIR	1A
Date: Thursday, June 28, 2008	Sheet 19 of 35	


SATA1




SATA2




LED




ODD (SATA)




TP CONN




To Power/B



FAN



To Switch/B




Quanta Computer Inc.
PROJECT : ZY7

Size	Document Number	Rev
	HDD/ODD/LED/SW/TP/FAN	1A
Date:	Thursday, June 26, 2008	Sheet 20 of 35


CODEC

Speaker Amplifier


Amplifier POWER




LINE OUT Amplifier




LINE OUT/SPDIF



CODEC/AMP Power



LINE IN



NOTE: IDSEL SELECTION!


THIS DEVICE UTILIZES A "SELECTABLE IDSEL" SCHEME. IDSEL CAN BE CONNECTED INTERNALLY TO ONE OF THREE PCI AD LINES OR EXTERNAL IDSEL SIGNAL.

22K TO 47K PULL-UP & PULL-DOWN RESISTORS ARE REQUIRED TO BE CONNECTED TO PINS 123 & 124 TO SELECT ONE OF THE 4 POSSIBLE IDSEL CONNECTIONS. THE TABLE BELOW SHOWS THE 4 POSSIBLE COMBINATIONS.


CONFIGURING IDSEL TO BE INTERNALLY CONNECTED ALLOWS FOR A FULL PARALLEL POWER MODE. IF AN EXTERNALLY CONNECTED IDSEL IS REQUIRED THEN AN INVERTER MUST BE CONNECTED TO VPP_PGM TO CREATE VPP_VCC.

VCC5# (124)	VPP_PGM (123)	IDSEL SELECT
DOWN	DOWN	AD18
DOWN	UP	AD20
UP	DOWN	AD25
UP	UP	PIN 127



Modify it from 150 to 100ohm.--0928




ID Select : AD20
 Interrupt Pin : INTA#
 Request Indicate : REQ0#
 Grant Indicate : GNT0#



IDSEL SELECT POWER-ON STRAPPING (SEE NOTE & TABLE FOR OPTIONS)




PCMCIA SOCKET



22K TO 47K PULL-UPS MUST BE PLACED ON INTA#, PME#, SERIRQ# & CLKRUN#.

Quanta Computer Inc.
 PROJECT : ZY7







Size	Document Number	Rev
	PCMCIA(OZ601)	1A
Date:	Thursday, June 26, 2008	Sheet 23 of 35




I/O ADDRESS SETTING

I/O Address		
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh










SHBM=0: Enable shared memory with host BIOS



12/12 to avoid floating




CABLE DOCK





REV C: Change to 1K --0408

TO POWER VA (19V,5A)

CHECK +3V or +5V



EMI Solution




Quanta Computer Inc.
 PROJECT : ZY7

Size	Document Number	Rev
		1A

CABLE DOCK



Date: Thursday, June 26, 2008 Sheet 26 of 35



Modify it on 9/22

Input sense resistor and Constant power setting table

	65W	90W
R1	20m Ohm CS+020AGM00	20m Ohm CS+020AGM00
R2	71.5K Ohm CS37153F917	6.19K Ohm CS26193F929
R3	10K Ohm CS31003F949	10K Ohm CS31003F949



9/10 Change PL4 to 6R8.

$$LIM = (1/R2) * (((0.05/VREF=2.39) * VACLm) + 0.050)$$

$$CURRNT LIMIT POINT = (90w/19v) * 0.85 = 4.026A$$

$$4.026A = (1/0.02) * (((0.05/2.365) * VACLm) + 0.05)$$

$$VACLm = (((33//152) / ((33//152) + 19.6//152)) * Vref$$

R2=adapter current sense resistnece

A:(9/7) Add ESD diode base on EC FAB suggestion

CELL-SET = Hi -----> Cells = VDD ----->4S
 CELL-SET = Low -----> Cells = GND ----->3S

Quanta Computer Inc.
PROJECT : ZY7

Size	Document Number	Rev
Date: Thursday, June 26, 2008	CHARGER (ISL6251A)	1A
Sheet	27	of 35

OFS/VFIXEN	Offset & Droop	SVC	VFIX
GND	0	0	X
+3.3V	X	X	0
+5V	X	0	X





Metal VID Codes

SVC	SVD	Output
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8

VFIXEN VID Codes

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8



Pin 49 is GND Pin

add it.--1023

REV B:Add PC172,PC173 for ISL request --0226


Parallel

Close to CPU socket

Close to CPU socket

Quanta Computer Inc.
PROJECT : ZY7
 AMD Giffin (ISL6265)
 Date: Thursday, June 26, 2008 Sheet 29 of 35

change to 1.2v_on
enable 11/16




$TON = 3.85p * RTON * Vout / (Vin - 0.5)$
 $Frequency = Vout / (Vin * TON)$




6A OCP --- OC=4.53K
 FDS6690AS Rds=15mOhm

$Rds * OCP = RILIM * 20uA$

9/26 Addition




HI --- 1.0V
 LOW --- 1.1V




$$R1 = (100 * V_{out} - R2) / K$$

$$\Delta I_L = (19 - 1.8) * 1.8 / (2.2 \mu H * 0.4 \text{ MHz} * 19) = 1.852 \text{ A}$$

$$PR35 = 5.296 \text{ K} = (12.44 - 1.852 / 2) * 4.6 \text{ m} / 10 \mu$$




8/27 Add CAP for Delay time.





$$R1 = (100 * V_{out} - R2) / K$$

if tune Vout ,PR133 un-mount, PR139 PR140 mount







C REV: change to 330PF for EMI request




Add Cap for EMI.--1112



NTC resistor on Thermal module






NB CLOCK INPUT TABLE



NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	ref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(OUT)
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

* RS780 can be used as clock buffer to output two PCIe reference clocks
 By default, chip will configured as input mode, BIOS can program it to output mode.




Clock distribution

SMBUS Table




ZY7 Power On Sequence



Power State / Voltage Rail Activity Summary

SYSTEM STATE	SLEEP STATE	PROCESSOR STATE	Description	RTC	ALWAYS	S5	SUS	RUN	
G0	S0	C0	RUNNING	ON	ON	ON	ON	ON	
G0	S0	C0	RUNNING	ON	ON	ON	ON	ON	
G0	S0	C1							p-state transitions under OS control
G0	S0	C2							HALT
G0	S0	C1E/C3							Stop grant, caches snoopable
G0	S0	C1E/C3	RUNNING	ON	ON	ON	ON	ON	
G0	S0	C1E/C3							Stop grant, no LDTSTOP, not expected, cache snoops
G1	S1	OFF	SLEEPING	ON	ON	ON	ON	ON	
G1	S3	OFF							Powered on suspend
G2	S4	OFF							Suspend to RAM
G2	S5	OFF	Suspend to disk	ON	ON	ON	OFF	OFF	
G2	S5	OFF	SOFT OFF	ON	ON	ON	OFF	OFF	
G2/G3	S5 LOW	OFF	POWER BUTTON ONLY	ON	ON	OFF	OFF	OFF	
G3		OFF	MECHANICAL OFF	ON	OFF	OFF	OFF	OFF	



POWER	Distribution
VCC_CORE	CPU
+5VPCU	FINGERPRINT
+3VPCU	CIR, EC, SW/B, SUSLED, PWR LED, BAT LED, SPI FLASH
+1.1V	RS780
+NB_CORE	RS780
+5V	CRT, HDMI, DOCK, PCMCIA, AUDIO, HDD, ODD, FAN, TP, TV CARD, SB700, MXM
+3V	CPU, CLK GEN, SB700, RS780, MXM, DDR, DOCK, EC, CARD READER, PCMCIA, CODEC, LAN, HDD, NEW CARD, MINI CARD, LCD, CM2009, HDMI, CAMERA, CODEC, HEADPHONE, AMP
+3V_S5	DOCK, MDC, LAN, NEW CARD
+3VSUS	SUSLED, BT
+2.5V	CPU, MXM
+1.2V_S5	SB700
+1.8VSUS	CPU, SB700
+1.8V	CARD READER, RS780, SB700
+1.2V	SB600, RS780, CPU, CLK GEN
+SMDDR_VTERM	DDR, CPU
+SMDDR_VREF	DDR
+1.5V	NEW CARD, MINI CARD
+5V_S5	