

Hummingbird1_HR

DIS/UMA/Muxless Schematics Document

Sandy Bridge

Intel PCH

DY :None Installed
DIS:DIS installed
DIS_Muxless :BOTH DIS or Muxless installed
DIS_PX:BOTH DIS or PX installed
DIS_PX_Muxless:DIS or PX or Muxless installed.
Muxless: Muxless installed.(PX4.0)
PX:MUX installed.(PX3.0)
PX_Muxless:BOTH PX or Muxless installed.
UMA:UMA installed
UMA_Muxless:BOTH UMA or Muxless installed
UMA_PX_Muxless:UMA or PX or Muxless installed

ANNIE: ONLY FOR ANNIE solution.
PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.
65W: for 65W adaptor installed.
90W: for 90W adaptor installed.

<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Cover Page			
Size	Document Number	Rev	
A3	Hummingbird1_HR	-2	
Date:	Tuesday, April 17, 2012	Sheet	1 of 102

Project code : 91.4QP01.001
PCB P/N :
Revision : 2

Hummingbird1_HR Block Diagram

SYSTEM DC/DC		CPU DC/DC	
APL5916KAI 48		NCP6131S52MNR 42~43	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D05V_PWR	0D85V_S0	DCBATOUT	VCC_CORE

SYSTEM DC/DC	
UP6128PQDD 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

SYSTEM DC/DC	
UP6183PQAG 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC	
UP6165BQKF 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3

SYSTEM DC/DC	
NCP5911MNTBG 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE_PWR

VGA	
RT8208BGQW 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE


TI CHARGER	
BQ24745RHDR 40	
INPUTS	OUTPUTS
DCBATOUT	BT+

SYSTEM DC/DC	
RT9025 47	
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0

SYSTEM DC/DC	
RT9025-25PSP 93	
INPUTS	OUTPUTS
1D5V_S3 3D3V_S5	1V_VGA_S0 1D8V_VGA_S0

Switches	
INPUTS	OUTPUTS
1D5V_S3 3D3V_S0	1D5V_VGA_S0 3D3V_VGA_S0

PCB LAYER	
L1:Top L2:VCC L3:Signal	L4:Signal L5:GND L6:Bottom



Note:
Intel DMI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Intel FDI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.


Note:
Lane reversal does not apply to
FDI sideband signals.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing
length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing
length less than 500 mils.

NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

NOTE:
Select a Fast FET similar to 2N7002E whose rise/
fall time is less than 6 ns. If HPD on eDP interface is
disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up
resistor on the motherboard.

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.



SSID = CPU

Disabling Guidelines:
If motherboard only supports external graphics or without eDP:
Connect DPLL_REF_SSCLK on Processor to GND through 1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K +/- 5% resistor (~15 mW) may be wasted.

CPU Pin Connections:

- MISC:** PROC_SELECT#, PROC_DETECT#, CATERR#, PECCI, PROCHOT#, THERMTrip#
- THERMAL:** PM_SYNC, UNCOREPWGOOD, SM_DRAMPWOK, RESET#
- PWR MANAGEMENT:** H_PROCHOT#, H_THERMTrip#, H_PM_SYNC, H_CUPWGRD, PM_DRAM_PWGRD, VDDPWGOOD, BUF_CPU_RST#
- CLOCKS:** BCLK, BCLK#, DPLL_REF_CLK, DPLL_REF_CLK#, BCLK_ITP, BCLK_ITP#
- DDR3 MISC:** SM_DRAMRST#, SM_RCOMP0, SM_RCOMP1, SM_RCOMP2
- JTAG & BPM:** PRDY#, PREQ#, TCK, TMS, TRST#, XDP_TRST#, TDI, TDO, XDP_TDO, DBR#, BPM#0-BPM#7


Signal Routing Guideline:
SM_RCOMP keep routing length less than 500 mils.

Component Values:
CRB : 47pf
CEKLT: 43pf


Routing Details:
Connect EC to PROCHOT# through inverting OD buffer.
XDP_DBRESET#
PLT_RST#

Title	Size	Document Number	Date
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	A3	Hummingbird1 HR	tuesday, April 17, 2012

Sheet 5 of 102

[illegible]

SSID = CPU




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (DDR)			
Size A3	Document Number	Hummingbird1 HR	Rev -2
Date: Tuesday, April 17, 2012	Sheet	6 of	102

SSID = CPU



PEG Static Lane Reversal	
CF62	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed

Display Port Presence Strap	
CF64	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port

PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled

PEG DEFER TRAINING	
CF67	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training


<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (RESERVED)			
Size A3	Document Number		Rev -2
Hummingbird1 HR			
Date:	Tuesday, April 17, 2012	Sheet 7 of	102

SSID = CPU


Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A

VCC_CORE PROCESSOR CORE POWER: 53A




VCC Output Decoupling CAP Recommendation:

1. 1.9m ohm loadline design: (for SV)
 - 4 x 470 uF
 - 25 x 22 uF
 - 35 x 2.2uF
2. 2.9m ohm loadline design: (for ULV/LV)
 - 3 x 330uF
 - 12 x 22uF
 - 16 x 2.2uF



VCCIO Output Decoupling CAP Recommendation:
2 x 330 uF 10 x 10 uF (0603)
26 x 1uF(0402)

PROCESSOR VCCIO: 8.5A



Layout Note: 10u Cap place during CPU & VR

VCCIO Output Decoupling CAP Recommendation:
2 x 330 uF 10 x 10 uF (0603)
26 x 1uF(0402)



Layout Note: 1u Cap place under CPU

Check Pull high ??





PROCESSOR 1.05V Quiet rail for DDR block (BGA only)
+V1.05S_VCCPQE should be short to +V1.05S_VCCP_DDR_R on board

For CRB VIDSOUT need to pull high 130 ohm close to CPU and IMVP7
For CRB VIDALERT# need to pull high 75 ohm close to CPU





Place near processor




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

SSID = CPU




VAXG Output Decoupling CAP Recommendation:


- 3.9m ohm loadline design:(for GT2)
2 x 470 uF 6 x 22 uF (0805)
6 x 10 uF (0603) 11 x 1 uF (0402)
- 4.0m ohm loadline design:(for GT1)
2 x 330 uF 5 x 22 uF (0805)
6 x 10 uF (0603) 6 x 1 uF (0402)



VCCPLL Output Decoupling CAP Recommendation:
1 x 330 uF
2 x 1 uF (0402)



Layout Note: Place under CPU



SANDYBRIDGE

POWER

GRAPHICS

SENSE LINES

1.8V RAIL

SA RAIL


Power Delivery DG; #139028

A 1-K pull-down resistor should be placed on the VCCSA_VID lines.

S3 power reduction DDR Vref schematic

Refer to the latest Huron River Mainstream PDG (Doc# 438297) for more details

Routing Guideline:
Power from DDR_VREF_S3 and +V_SM_VREF_CNT should have 10 mils trace width.




Layout Note: Place during CPU & VR



Layout Note: Place under CPU

Layout Note:
Place near SM_VREF pin



VDDQ Output Decoupling Recommendation:
1 x 330 uF 8 x 10uF (0603)
10 x 1 uF (0402)



PROCESSOR DDR 1.5V QUIET RAIL (BGA only)
+V1.5S_VCCD_Q should be short to +V1.5S_VCCDDQ on board



SSID = CPU



<Core Design>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CPU (VSS)		
Size	Document Number	Rev
A3	Hummingbird1 HR	-2
Date:	Tuesday, April 17, 2012	Sheet 10 of 102

Blanking

HR PX



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
XDP			
Size	Document Number		Rev
A4	Hummingbird1 HR		-2
Date: Tuesday, April 17, 2012		Sheet 11 of 102	

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 12 of 102

SSID = MEMORY



SSID = MEMORY



HR PX

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
DDR3-SODIMM2		
Size	Document Number	Rev
Custom	Hummingbird1_HR	-2
Date:	Tuesday, April 17, 2012	Sheet 15 of 102


(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DDR3-SODIMM2		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 16 of 102



Digital Display Interface



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (LVDS/CRT/DDI)

Size

Document Number

Hummingbird1 HR


Date: Tuesday, April 17, 2012

Sheet 17 of

Rev

102



SSID = PCH



A16 swap override Strap/Top-Block
Swap Override jumper

PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enable High = Default
-----------	--

BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)



DMI & FDI Termination Voltage


NV_CLE	Set to Vss when LOW
	Set to Vcc when HIGH

CRB : 2.2K

CFKIT: 1K

Sandy Bridge /
Ivy Bridge
Processor

PROC_SELECT# connected to DF_TV5
via 1k Ω (MB) , via 4.7k Ω (DT).
DF_TV5 needs PU via 2.2k Ω to VccDFTerm




USB Ext. port 1 (HS)

* External debug port use on Huron river platform

USB Table

Pair	Device
0	Touch Panel / 3G SIM(DY)
1	USB Ext. port 1 (HS)
2	Fingerprint(DY)
3	BLUETOOT
4	Mini Card2 (WWAN) (DY)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA(DY)
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card(DY)



USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (PCI/USB/NVRAM)

Size

Document Number

Hummingbird1 HR

Date:

Tuesday, April 17, 2012

Sheet	18	of
-------	----	----


Rev

SSID = PCH


4 DMI_RXN[3:0] <<<>>>
4 DMI_RXP[3:0] <<<>>>
4 DMI_TXN[3:0] <<<>>>
4 DMI_TXP[3:0] <<<>>>

<<<>>> FDI_TXN[7:0] 4
<<<>>> FDI_TXP[7:0] 4

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and
routing length less than 500
mils.
DMI_IRCOMP keep W=4 mils and
routing length less than 500
mils.




S0_PWR_GOOD after PM_SLP_S3# delay 200 ms



PCIE_WAKE#
CRB : 1K
CEKLT: 10K

PWRBTN#
This signal has an internal pull-up resistor



PM_RSMRST#
CRB : PL 10K
ANNIE : PL 100K


Cougar Point

System Power Management

DMI
FDI

FDI_INT >>> FDI_INT 4
FDI_FSYNC0 >>> FDI_FSYNC0 4
FDI_FSYNC1 >>> FDI_FSYNC1 4
FDI_LSYNC0 >>> FDI_LSYNC0 4
FDI_LSYNC1 >>> FDI_LSYNC1 4

DSWVRMEN A18 DSWODVREN
DPWROK E22 PCH_DPWROK
WAKE# B9 <<< PCIE_WAKE# 82
CLKRUN#/GPIO32 N3 <<< PM_CLKRUN# 27
SUS_STAT#/GPIO61 G8
SUSCLK#/GPIO62 N14 >>> PCH_SUSCLK_KBC 27
SLP_S5#/GPIO63 D10
SLP_S4# H4 >>> PM_SLP_S4# 27.46
SLP_S3# F4 >>> PM_SLP_S3# 27.29,36,37.47
SLP_A# G10
SLP_SUS# G16
PMSYNCH AP14 <<< H_PM_SYNC 5
SLP_LAN#/GPIO29 K14



Deep S4/S5 Supported

Deep S4/S5 Not Supported




For platforms not supporting Deep S4/S5

- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSPWRDNACK/GPIO30

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

RTC_AUX_S5
R1917 330KR2J-L1-GP
R1918 330KR2J-L1-GP
DSWODVREN




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
PCH (DM I/FDI/PM)		
Size A3	Document Number	Rev
Hummingbird1 HR		-2
Date: Tuesday, April 17, 2012	Sheet 19	of 102

SSID = PCH






USB3.0 CLK



82 PCIE_RXN6
82 PCIE_RXP6
82 PCIE_TXN6
82 PCIE_TXP6


WWAN CLK

WLAN CLK



- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.

check list:
A 10K-ohm PU still need to be used








Delete Pull down R




UMA_DISCRETE#
UMA: 1 1
DIS: 0 1
SG(PX): 0 0
Optimus(Muxless): 1 0

-SA Atheros suggest PU 4.7K



SSID = PCH




HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.



Note:
For PCH debug with XDP, need to NO STUFF R2218



	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY




3D3



Signal	1	2	3	4	5	6	7	8
EC_SMI#								
EC_SC#								
DGPU_HP#								
INTR#								
PSW_CLR#								
FP_DET#								
MFG_MODE								
SATA_LED#								

3D3


Signal	1	2	3	4	5	6	7	8
EC_SMI#								
EC_SC#								
DGPU_HP#								
INTR#								
PSW_CLR#								
FP_DET#								
MFG_MODE								
SATA_LED#								



PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)



GPI048 DRAM_Type4	GPI065 DRAM_Type3	GPI070 DRAM_Type1	GPI071 DRAM_Type2	Status
0	0	0	0	Nanya 2G
0	0	0	1	Micron 2G
0	0	1	0	HYNIX 2G
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	Nanya 4G
1	0	0	1	Micron 4G
1	0	1	0	Samsung 4G
1	0	1	1	ELPIDA 4G
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	



design guide and CRB circuit stuff 390-ohm
JE40 HR stuff 54.9-ohm

TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4 should not float on the motherboard. They should be tied to GND directly.


FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)


Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY)- DISABLED [DEFAULT] LOW (R2211)- ENABLED



GPI08 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.



SSID = PCH



SSID = PCH



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		PCH (VSS)	
Size	Document Number	Rev	
A3	Hummingbird1 HR	-2	
Date:	Tuesday, April 17, 2012	Sheet	25 of 102



Blanking

<Variant Name>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Clock(colay)		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 26 of 102

SSID = Thermal

Thermal sensor P2800




Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.






[Rev B]


1.H/W T8 Shutdown



Layout 15 mil



For PWM FAN



HR PX

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Thermal P2800/Fan Controller P2793		
Size	Document Number	Rev
A3	Hummingbird1 HR	-2
Date:	Tuesday, April 17, 2012	Sheet 28 of 102

AUDIO OP AMPLIFIER


Blanking

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Audio AMP		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 30 of 102

Blanking

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AR8158			
Size A3	Document Number		Rev
	Hummingbird1 HR		-2
Date: Tuesday, April 17, 2012	Sheet	31	of 102

Card reader move to small board

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title RTS5159 (CARD READER)		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 32 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date: Tuesday, April 17, 2012		Sheet 33 of 102

(Blanking)



<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date: Tuesday, April 17, 2012		Sheet 34 of 102


Blanking

HR PX		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
USB 3.0 Controller		
Size	Document Number	Rev
A3	Hummingbird1 HR	-2
Date:	Tuesday, April 17, 2012	Sheet 35 of 102



Power Sequence






ANNIE Run Power




Modify the MOS package for placement



**Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation**




**Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK**




For U3701 not OD AND gate
R3719 to 64.15015.6DL
R3720 to 64.75005.6DL
R3702 to DY

SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic

**Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK
S3 Power Reduction Circuit SM_DRAMRST#**



**Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK**



HR PX

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title ADAPTER		
Size A3	Document Number Hummingbird1 HR	Rev -2
Date: Tuesday, April 17, 2012	Sheet 37	of 102

Move to small board

HR PX

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DCIN JACK		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 38 of 102

5 4 3 2 1

D

C

B

A

Move to small board

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title BATT CONN		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date: Tuesday, April 17, 2012	Sheet 39	of 102


2 1

Move to small board

<Variant Name>


緯創資通Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CHARGER BQ24745		
Size	Document Number	Rev
A3	Hummingbird1 HR	-2
Date:	Tuesday, April 17, 2012	
	Sheet	40 of 102

SSID = PWR.Plane.Regulator_3p3v5v



I/P cap: 10u 25V K0805 X5R/ 78.10622.51L
Inductor: 2.2uH PCMC063T-2R2MM Cyntec 18mohm/20mohm Isat =10Arms 68.2R210.20B
O/P cap: ST220U6D3VDM-20GP 25mohm / 77.22271.27L
H/S: FDC8884-GP / 22mohm/30mohm@4.5Vgs / 84.08884.A37
L/S: FDC7692-GP / 9.5mohm/11.5mohm@4.5Vgs / 84.07692.A37

I/P cap: 10u 25V K0805 X5R/ 78.10622.51L
Inductor: 1.50uH PCMC104T-1R5 Cyntec 3.8mohm/4.2mohm Isat =33Arms 68.1R510.10J
O/P cap: ST220U6D3VDM-20GP 25mohm / 77.22271.27L
H/S: SIR1720P-T1-GE3-GP / 10.3mohm/12.4mohm@4.5Vgs / 84.00172.037
L/S: SIR460DP-T1-GE3-GP / 4.9mohm/6.1mohm@4.5Vgs / 84.00460.037



TNSSEL	CH1	CH2
GND	200KHz	265KHz
VREF	245KHz	305KHz
VREG3	300KHz	375KHz
VREG5	365KHz	460KHz

TNSSEL	CH1	CH2
GND	200KHz	250KHz
VREF	300KHz	375KHz
VREG3	365KHz	460KHz
VREG5	365KHz	460KHz


SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
Operating Mode	00A Auto Skip	Auto Skip	PWM only

EN0	Open	829kΩ to GND	GND
Operating Mode	enable both LD0s, VCLK on and ready to turn on switcher channels	enable both LD0s, VCLK off and ready to turn on switcher channels	disable all circuit


<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
File	TPS51125A 5V/3D3V
Size	Document Number
Customer	Hummingbird1 HR -2
Date	Tuesday, April 17, 2012
Sheet	41 of 102

SSID = CPU.Regulator









Change to 0603_4V

Delete the old version VT386F circuit





Design Current = 12A
15.6A < OCP < 17.7A



Change to 0603_4V

SSID = PWR.Plane.Regulator 1p5v0p75v



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off


MODE	Frequency	Discharge Mode
PR5003	400kHz	Tracking Discharge
200k ohm	300kHz	
100k ohm	300kHz	
68k ohm	400kHz	Non-tracking Discharge
47k ohm	400kHz	

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: IND-1D5UH-23-GP 14mohm/15mohm Isat =18Arms 68.1R510.10K
O/P cap: SE330U2VDM-L-GP 9mohm / 79.33719.L01
H/S: SIS412DN-T1-GE3-GP / 24mohm/30mohm@4.5Vgs / 84.00412.037
L/S: SI7716ADN-T1-GE3-GP / 13.5mohm/16.5mohm@4.5Vgs / 84.07716.037

DDR_VREF_S3
PWR_1D5V_VTTREF 1 PR4611 2 0R0603-PAD

19,27 PM_SLP_S4# >> 1 PR4607 2 0R0402-PAD
PWR_1D5V_EN
DY PC4606 SCD1U10V2KX-5GP

SSID = PWR.Plane.Regulator_1p8v



<Variant Name>

緯創資通

Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title DC CONVERTER_1D8V

Size A4	Document Number Hummingbird1 HR	Rev -2
------------	------------------------------------	-----------

Date: Tuesday, April 17, 2012 Sheet 47 of 102


TPS51461 for VCCSA




SSID = VIDEO

Reverse the pin define becасue of cable issue


LVDS CONNECTOR



INVERTER POWER





Camera Power




SSID = VIDEO

LCD POWER for ANNIE



For EMI request
Close to LVDS connector



- SA



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LCD Connector			
Size A3	Document Number		Rev
	Hummingbird1 HR		-2
Date:	Tuesday, April 17, 2012		Sheet 49 of 102

Pull High 5V Design on CRT Board

CRT DDCDATA & DDCCLK level shift

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Connector

Size

Document Number

Rev

A3

Hummingbird1 HR

-2

Date:

Tuesday, April 17, 2012

Sheet


50

of


102

SSID = VIDEO



HDMI Level Shifter & CONNECTOR



Close to HDMI Connector



Close to Level Shift



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title HDMI Level Shifter/Connector		
Size A3	Document Number Hummingbird1 HR	Rev -2
Date: Tuesday, April 17, 2012	Sheet 51 of 102	

LED BACKLIGHT CONVERTER POWER

HR PX

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
eDP			
Size	Document Number		Rev
A3	Hummingbird1 HR		-2
Date:	Tuesday, April 17, 2012		Sheet 52 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title S-VIDEO		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 53 of 102

(Blanking)


<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 54 of 102

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP

Size
A4

Document Number

Hummingbird1 HR


Rev
-2

Date: Tuesday, April 17, 2012

Sheet 55 of 102

SSID = SATA

SATA HDD Connector



ODD Connector

Without ODD

<Variant Name>

Title		
HDD/ODD		
Size	Document Number	Rev
A3	Hummingbird1 HR	-2
Date:	Tuesday, April 17, 2012	Sheet 56 of 102

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

ESATA Power

USB CHARGER

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

E-SATA/USB CHARGER

Size
A3





Document Number
Hummingbird1 HR

Rev
-2

Date: Tuesday, April 17, 2012

Sheet 57 of 102

SSID = AUDIO



<Variant Name>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Audio Jack		
Size	Document Number	Rev
A4	Hummingbird1 HR	-2
Date:	Tuesday, April 17, 2012	Sheet 58 of 102

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.


Without LAN

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title LAN CONNECTOR		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date: Tuesday, April 17, 2012		Sheet 59 of 102


SPI FLASH ROM (4M byte) for PCH

SSID = Flash.ROM




SPI ROM Equal length need to less than 500mil

SPI ROM Equal length need to less than 500mil






SSID = RBATT



SSID = USB

IO Board USB Power



Blanking

<Variant Name>

緯創資通Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
USB 3.0 Port		
Size	Document Number	Rev
A3	Hummingbird1 HR	-2
Date:	Tuesday, April 17, 2012	Sheet 62 of 102

SSID = User.Interface
Bluetooth Module conn.

Without BT

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Bluetooth		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 63 of 102

Finger printer

JE40 delete FP function




<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
RESERVED		
Size	Document Number	Rev
A4	Hummingbird1	-2
Date:	Tuesday, April 17, 2012	Sheet 64 of 102

SSID = Wireless

C Sensor



<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
MINICARD(WLAN)/ITP CONN		
Size	Document Number	Rev
A4	Hummingbird1 HR	-2
Date	Tuesday, April 17, 2012	Sheet 65 of 102

SSID = Wireless

Blanking

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
WWAN Connector		
Size	Document Number	Rev
A4	Hummingbird1	-2
Date:	Tuesday, April 17, 2012	Sheet 66 of 102

Blanking

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
M-SATA		
Size	Document Number	Rev
A4	Hummingbird1	-2
Date:	Tuesday, April 17, 2012	Sheet 67 of 102

SSID = User.Interface


Move to power board

for factory test

<Variant Name>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
LED Bard/Power Button		
Size	Document Number	Rev
Custom	Hummingbird1 HR	-2
Date: Tuesday, April 17, 2012	Sheet 68	of 102

SSID = KBC

Internal KeyBoard Connector



MB 與 KB PIN to PIN


1

K/B

26

Change KB from 下接觸 to 上接觸
KB Pin define need to check again

TOUCH PAD



Change back to 1mm pin pitch connector
Switch the pin order SA

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad

Size
A4


Document Number

Hummingbird1 HR

Rev	
-----	--

Date: Tuesday, April 17, 2012

Sheet 69 of 102



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4


Document Number

Hummingbird1 HR

Rev
-2

Date: Tuesday, April 17, 2012

Sheet 70 of 102



<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Dubug connector		
Size	Document Number	Rev
A4	Hummingbird1 HR	-2
Date:	Tuesday, April 17, 2012	Sheet 71 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 72 of 102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number
Hummingbird1 HR

Rev
-2

Date: Tuesday, April 17, 2012

Sheet 73 of 102

SD/XD/MS Card Reader

Card reader move to small board

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CARD Reader CONN		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 74 of 102

SSID = ExpressCard

+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
New Card		
Size	Document Number	Rev
A3	Hummingbird1 HR	-2
Date:	Tuesday, April 17, 2012	Sheet 75 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 76 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 77 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 78 of 102

SSID = User.Interface

Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

Delete G Sensor Function

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Free Fall Sensor

Size
A4

Document Number

Hummingbird1 HR

Rev
-2

Date: Tuesday, April 17, 2012

Sheet 79 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date: Tuesday, April 17, 2012		Sheet 80 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 81 of 102

[illegible]

Diagram illustrating the ACES-CONE-40-GP connector and its associated components. The connector is shown with pins 1 through 8. The components connected to the pins are:

- PIN 1: PWB1
- PIN 2: ACES-CONE-40-GP
- PIN 3: 2nd = 20.F0693.006
- PIN 4: 20.F0818.006
- PIN 5: DCBATOUT
- PIN 6: SK39 8627
- PIN 7: SCDU6920-X-GP
- PIN 8: SCDU6920-X-GP



27 CHARGE_LED >>>

Q6809

R1 10k

R2 10k

LTC0432UB-1P





CHARGE_LED# Q

84.00043.011

2nd = 84.00143.D1K

3rd = 84.00143.E1K

27 STDBY_LED >>>

[illegible][illegible]



<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,		Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU_PCIE/STRAPPING(1/5)			
Size	Document Number		Rev
A2	Hummingbird1 HR		-2
Date:	106909, April 17, 2012		Sheet 83 of 102

D

1

C

C

8

6

A

4

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Location	Notes
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	[Empty]
[Empty]	[Empty]	[Empty]	[Empty]	

GPU Memory(2/5)

Size
Custom

Document Number	
-----------------	--


Hummingbird1 HR

	Rev
--	-----

Rev

Date: Tuesday, April 17, 2012

Sheet	84	of	102
-------	----	----	-----



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU DPPWR/GND(5/5)

Size
A3

Document Number

Rev

Hummingbird1

HR

-2

Date: Tuesday, April 17, 2012

Sheet 87 of 102

Blanking

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
DISCRETE VGA POWER		
Size	Document Number	Rev
A4	Hummingbird1 HR	-2
Date:	Tuesday, April 17, 2012	Sheet 93 of 102

Blanking

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title LVDS Switch		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 94 of 102

Blanking

<Variant Name>




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CRT Switch		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date: Tuesday, April 17, 2012		Sheet 95 of 102

SSID = SDIO

Blanking

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title TOUCH PANEL		
Size A4	Document Number Hummingbird1 HR	Rev -2
Date Tuesday, April 17, 2012		Sheet 96 of 102



Check test point



Test Point放在Dimm Door打開可量測處



<Variant Name>

- (1) change U6001 to socket 62.10089.001
- (2) change SW_L1 and SW_R1 PN to 『62.40089.221』
- (3) KI.G6501.001 / IC BD82HM65 SLH9D MM#908753 B2 FCBGA 989
KI.G6501.004 / IC BD82HM65 SLJ4P MM#914377 B3 FCBGA989P
- (4)U3101 change PN to 71.08158.M02
- (5)DM2 1st -> change PN to 62.10024.G01
- (6) IMIC1 =>82.40012.001
- (7) RJ1 =>22.10177.J71
- (8) CPU1 =>1st change PN to 62.10055.321
- (9) USB2 =>1st change PN to22.10218.G01 -> only Lab stage

[Lab] S01G ==>1st
S02G ==>2nd(NEC Cap)

Coin Battery:
1st:23.20068.001
2nd:23.22063.001

-SA


-SB

-1

-2


(AC mode)

red word: KBC GPIO




```

graph LR
    PMS[PMU_SLP_S0] -- 105V_S3 --> PMU[PMU]
    PMS -- 105V_S3 --> PMU
    PMS -- 1075V_S0 --> PMU
    PMU -- 105V_VTT --> PMUV[PMU_VTT]
    PMU -- 105V_VTT --> PMUV
    PMUV -- 105V_S0 --> OUT[105V_S0]
    PMUV -- 105V_S0 --> OUT
  
```




(DC mode)


red word: KBC GPIO



PCH SMBus Block Diagram



KBC SMBus Block Diagram



Audio Block Diagram

